Run-time power gating of on-chip routers using look-ahead routing
暂无分享,去创建一个
Hideharu Amano | Hiroki Matsutani | Michihiro Koibuchi | Daihan Wang | Hiroki Matsutani | H. Amano | M. Koibuchi | Daihan Wang
[1] Kimiyoshi Usami,et al. A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals , 2006, 2006 International Conference on Computer Design.
[2] Kenji Hirose,et al. A 4500 MIPS/W, 86 µA Resume-Standby, 11 µA Ultra-Standby Application Processor for 3G Cellular Phones , 2005, IEICE Trans. Electron..
[3] Arnab Banerjee,et al. A Power and Energy Exploration of Network-on-Chip Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[4] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[5] Hideharu Amano,et al. Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network , 2007, IEEE Transactions on Parallel and Distributed Systems.
[6] David H. Bailey,et al. The Nas Parallel Benchmarks , 1991, Int. J. High Perform. Comput. Appl..
[7] Li-Shiuan Peh,et al. Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection Networks , 2007, IEEE Transactions on Parallel and Distributed Systems.
[8] Luca Benini,et al. On-Chip Communication Architectures: System on Chip Interconnect , 2008 .
[9] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[10] Nikitas J. Dimopoulos,et al. Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction , 2007, SAMOS.
[11] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[12] Li-Shiuan Peh,et al. Leakage power modeling and optimization in interconnection networks , 2003, ISLPED '03.