A DFT Approach for Testing Embedded Systems Using DC Sensors

In this article, we propose a sensor-based BIT scheme. By using sensors, we mitigate any issues related to signal integrity and diversity in the test response capture process. Also, BIT can provide a test framework to estimate specifications during production testing for various modules in a heterogeneous SoC or SiP. This scheme involves designing sensors for each module directly into the device under test (DUD and capturing sensor outputs that are low-frequency DC signals. A low-frequency mixed-signal tester can capture these sensor responses, analyze them to infer each specific module's performance, and determine the overall pass-fail decision for the DUT. The embedded sensors perform the necessary signal conditioning of the DUT output signals, thereby significantly reducing the ATE's response capture and analysis overhead. As an example, it's possible to test a digital module for rise time by incorporating an integrator at the output node as a sensor. As the output node voltage increases, the integrator's output capacitance charges to a DC value. The ATE samples the capacitor's DC voltage at a specific time, and the DC voltage would be proportional to the DUT's rise time. In this case, there would be no need to sample the rising waveform, and the ATE's digitizer requirements could be significantly relaxed. This example indicates that during production testing, carefully chosen sensors can effectively simplify the overall test procedure

[1]  Irith Pomeranz,et al.  ROTCO: a reverse order test compaction technique , 1992, Proceedings Euro ASIC '92.

[2]  Abhijit Chatterjee,et al.  Feature extraction based built-in alternate test of RF components using a noise reference , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[3]  Alberto Valdes-Garcia,et al.  A CMOS RF RMS detector for built-in testing of wireless transceivers , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[4]  Abhijit Chatterjee,et al.  Prediction of analog performance parameters using fast transienttesting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[6]  Mustapha Slamani,et al.  A low-cost test solution for wireless phone RFICs , 2003, IEEE Commun. Mag..

[7]  John P. Hayes,et al.  Optimal Zero-Aliasing Space Compaction of Test Responses , 1998, IEEE Trans. Computers.

[8]  M. Nicolaidis,et al.  AC/DC BIST for testing analog circuits , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[9]  Jerzy Dabrowski.  BiST model for IC RF-transceiver front-end , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Igor M. Filanovsky,et al.  Low-voltage analog current detector supporting at-speed BIST , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  Abhijit Chatterjee,et al.  Automatic multitone alternate test-generaton for rf circuits using behavioral models , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[12]  P. K. Lala,et al.  A dual edge transition based BIST approach for passive analog circuits , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[13]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Abhijit Chatterjee,et al.  Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling , 2000, IEEE Des. Test Comput..

[15]  Gordon W. Roberts,et al.  A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC , 1995 .

[16]  Irith Pomeranz,et al.  Dynamic test compaction for synchronous sequential circuits using static compaction techniques , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[17]  Doris Lupea,et al.  RF-BIST: loopback spectral signature analysis , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[18]  Abhijit Chatterjee,et al.  Use of embedded sensors for built-in-test RF circuits , 2004 .

[19]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[20]  J. Friedman.  Multivariate adaptive regression splines , 1990 .

[21]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[22]  Chin-Long Wey.  Built-in self-test (BIST) structure for analog circuit fault diagnosis , 1990 .

[23]  Behzad Razavi,et al.  RF Microelectronics , 1997 .