Design of NoC router with flow control mechanism for congestion avoidance

To achieve high performances at the application level in multiprocessor architecture MP-SoC, the NoC router should implement per flit handling strategy with wide granularity. This purpose requires an enhanced internal architecture that ensures from one hand a specific management according to a service classification and from the other hand, it enhances the routing process. In this context, this paper proposes a new mechanism for flow control in order to avoid congestion in network on chip. This mechanism is used conjointly with an appropriate approach to manage flits buffering that allows dropping low important flits when the router is in a congestion state. The performances analysis of this router as well as it's the hardware characteristics are studied and presented in this paper.

[1]  Dake Liu,et al.  SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[2]  R. Tourki,et al.  Signaling approach for NoC quality of service requirements , 2008, 2008 2nd International Conference on Signals, Circuits and Systems.

[3]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[4]  Nan Jiang,et al.  Adaptive Backpressure: Efficient buffer management for on-chip networks , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[5]  Chita R. Das,et al.  RAFT: A router architecture with frequency tuning for on-chip networks , 2011, J. Parallel Distributed Comput..

[6]  Huaxi Gu,et al.  An energy- and buffer-aware fully adaptive routing algorithm for Network-on-Chip , 2013, Microelectron. J..

[7]  Manfred Glesner,et al.  Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management , 2009, VLSI Design.

[8]  Mehmet Fatih Akay,et al.  A new congestion control algorithm for improving the performance of a broadcast-based multiprocessor architecture , 2011, J. Parallel Distributed Comput..

[9]  Krste Asanovic,et al.  Globally Synchronized Frames for guaranteed quality-of-service in on-chip networks , 2012, J. Parallel Distributed Comput..

[10]  Alfio Lombardo,et al.  Improving fairness in a WRED-based DiffServ network: A fluid-flow approach , 2008, Perform. Evaluation.

[11]  Rabi N. Mahapatra,et al.  An integrated scheduling and buffer management scheme for input queued switches with finite buffer space , 2005, Comput. Commun..

[12]  Hannu Tenhunen,et al.  CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Hannu Tenhunen,et al.  A systematic reordering mechanism for on-chip networks using efficient congestion-aware method , 2013, J. Syst. Archit..

[14]  Camel Tanougast,et al.  CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs , 2009, Microprocess. Microsystems.

[15]  Seung Eun Lee,et al.  A variable frequency link for a power-aware network-on-chip (NoC) , 2009, Integr..

[16]  Chifeng Wang,et al.  Scalable load balancing congestion-aware Network-on-Chip router architecture , 2013, J. Comput. Syst. Sci..

[17]  Meenakshi Sood,et al.  Router based approach to mitigate DOS attacks on the wireless networks , 2011, ICCCS '11.

[18]  Masoud Daneshtalab,et al.  EDXY - A low cost congestion-aware routing algorithm for network-on-chips , 2010, J. Syst. Archit..

[19]  Hannu Tenhunen,et al.  Memory-Efficient On-Chip Network With Adaptive Interfaces , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Krste Asanovic,et al.  Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks , 2008, 2008 International Symposium on Computer Architecture.