HW/SW co-verification of embedded systems using bounded model checking

Today, the underlying hardware of embedded systems is often verified successfully. In this context formal verification techniques allow to prove the functional correctness. But in embedded system design the integration of software components becomes more and more important. In this paper we present an integrated approach for formal verification of hardware and software. The approach is demonstrated on a RISC CPU. The verification is based on bounded model checking. Besides correctness proofs of the underlying hardware the hardware/software interface and programs using this interface can be formally verified.

[1]  Bernd Becker,et al.  Modellierung eines Mikroprozessors in SystemC , 2005 .

[2]  Rolf Drechsler,et al.  Technische Informatik - eine Einführung , 2005, Pearson Studium.

[3]  Rolf Drechsler,et al.  CheckSyC: an efficient property checker for RTL SystemC designs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Dominik Stoffel,et al.  Cost-efficient block verification for a UMTS up-link chip-rate coprocessor , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Koen Claessen,et al.  SAT-Based Verification without State Space Traversal , 2000, FMCAD.

[6]  Sharad Malik,et al.  Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Mary Sheeran,et al.  Checking Safety Properties Using Induction and a SAT-Solver , 2000, FMCAD.

[8]  Rolf Drechsler,et al.  SyCE: an integrated environment for system design in SystemC , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[9]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[10]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.