Self-heating and its implications on hot carrier reliability evaluations

Device level Self-Heating (SH) is becoming a limiting factor during traditional DC Hot Carrier stresses in bulk and SOI technologies. Consideration is given to device layout and design for Self-Heating minimization during HCI stress in SOI technologies, the effect of SH on activation energy (Ea) and the SH induced enhancement to degradation. Applying a methodology for SH temperature correction of extracted device lifetime, correlation is established between DC device level stress and AC device stress using a specially designed ring oscillator.

[1]  Xin Sun,et al.  SOI FinFET versus bulk FinFET for 10nm and below , 2014, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[2]  Bias and temperature dependent hot-carrier characteristics of sub-100 nm partially depleted SOI MOSFETs , 2002, IEEE International Integrated Reliability Workshop Final Report, 2002..

[3]  S. Narasimha,et al.  Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices , 2013, 2013 Symposium on VLSI Technology.

[4]  C. Hu,et al.  Excess hot-carrier currents in SOI MOSFETs and its implications , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[6]  Fen Chen,et al.  Reliability characterization of 32nm high-k metal gate SOI technology with embedded DRAM , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[7]  C. Fiegna,et al.  Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation , 2008, IEEE Transactions on Electron Devices.