On multi-cycle test cubes

This article studies the generation of test sets that consist of multi-cycle test cubes. Such test cubes have partially-specified scan-in states, and several functional clock cycles between scan operations. Test cubes are important for test data compression. In addition, multi-cycle tests can detect delay defects that are not detected by single-cycle tests. The use of multi-cycle test cubes is shown to reduce the number of test cubes required for detecting single stuck-at faults compared with the case where single-cycle test cubes are used. This article also shows that a multi-cycle test cube for a single stuck-at fault can have fewer specified scan-in values than a single-cycle test cube for the same fault. As a result, multi-cycle test cubes can be more effective for test data compression. This article also discusses the conditions under which multi-cycle test cubes can be merged in order to further reduce the number of test cubes in a test set.

[1]  James Sage,et al.  Achieving serendipitous N-detect mark-offs in Multi-Capture-Clock scan patterns , 2007, 2007 IEEE International Test Conference.

[2]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[3]  Xijiang Lin,et al.  Test generation for designs with multiple clocks , 2003, DAC '03.

[4]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[5]  Edward J. McCluskey,et al.  Launch-on-Shift-Capture Transition Tests , 2008, 2008 IEEE International Test Conference.

[6]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[7]  Jeff Rearick.  Too much delay fault coverage is a bad thing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Ozgur Sinanoglu,et al.  Revival of partial scan: Test cube analysis driven conversion of flip-flops , 2011, 29th VLSI Test Symposium.

[9]  Kuen-Jong Lee,et al.  Using a single input to support multiple scan chains , 1998, ICCAD '98.

[10]  Kohei Miyase,et al.  On identifying don't care inputs of test patterns for combinational circuits , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[11]  P. Goel.  Test Generation and Dynamic Compaction of Tests , 1979 .

[12]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).