Solving the latch mapping problem in an industrial setting

We describe a complete method for the latch mapping problem that is based on the efficient integration of previously proposed techniques for latch mapping as well as novel optimizations for further improvement. The highlights of the proposed approach include a new method of integrating complete methods and incomplete methods for latch mapping, the use of incremental reasoning to optimize the overall algorithm and the use of a conventional combinational equivalence checking tool as the core engine. Experiments confirm that the proposed method retains much of the efficiency and capacity of incomplete methods while providing the completeness of complete methods and derives significant performance improvements form the proposed optimizations.

[1]  Masahiro Fujita,et al.  An efficient filter-based approach for combinational verification , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[2]  Dhiraj K. Pradhan,et al.  Logic Verification in a Synthesis Environment , 2001 .

[3]  C. A. J. van Eijk,et al.  Sequential Equivalence Checking Based on Structural Similarities , 2000 .

[4]  Daniel Brand.  Verification of large synthesized designs , 1993, ICCAD.

[5]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[6]  Shi-Yu Huang,et al.  AQUILA: An Equivalence Checking System for Large Sequential Designs , 2000, IEEE Trans. Computers.

[7]  D. Brand.  Verification of large synthesized designs , 1993, ICCAD 1993.

[8]  Dhiraj K. Pradhan,et al.  A novel framework for logic verification in a synthesis environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Andreas Kuehlmann,et al.  Equivalence checking using cuts and heaps , 1997, DAC.

[10]  C.A.J. van Eijk,et al.  Detection of equivalent state variables in finite state machine verification , 1995 .

[11]  Thomas Filkorn,et al.  Symbolische Methoden für die Verifikation endlicher Zustandssysteme , 1992 .

[12]  J.R. Burch,et al.  Robust latch mapping for combinational equivalence checking , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[13]  Robert F. Damiano,et al.  A practical and efficient method for compare-point matching , 2002, DAC '02.

[14]  Jerry R. Burch,et al.  Tight integration of combinational verification methods , 1998, ICCAD.

[15]  W. Kunz,et al.  Record and play: a structural fixed point iteration for sequential circuit verification , 1997, ICCAD 1997.