Programmable Logic Devices: A Test Approach for the Input/Output Blocks and Pad-to-Pin Interconnections
暂无分享,去创建一个
Manuel G. Gericota | Gustavo R. Alves | Roberto Frias | António Bernardino de Almeida | Miguel L. Silva | José M.F. Ferreira
[1] Yervant Zorian,et al. RAM-based FPGAs: a test approach for the configurable logic , 1998, Proceedings Design, Automation and Test in Europe.
[2] Gustavo Ribeiro Alves,et al. BIST for 1149.1-compatible boards: A low-cost and maximum-flexibility solution , 1993, Proceedings of IEEE International Test Conference - (ITC).
[3] José M.F. Ferreira,et al. Dynamic Replication: The Core of a Truly Non-Intrusive SRAM-based FPGA Structural Concurrent Test Methodology , 2002 .
[4] Parag K. Lala,et al. On-line testable logic design for FPGA implementation , 1997, Proceedings International Test Conference 1997.
[5] Colin M. Maunder,et al. Testability on TAP , 1992, IEEE Spectrum.
[6] H. Ito,et al. Design of an automatic testing for FPGAs , 1999, European Test Workshop 1999 (Cat. No.PR00390).
[7] Ping Chen,et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.
[8] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[9] Gustavo Ribeiro Alves,et al. Active replication: towards a truly SRAM-based FPGA on-line concurrent testing , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).
[10] Rodham E. Tulloss,et al. The Test Access Port and Boundary Scan Architecture , 1990 .
[11] Fabrizio Lombardi,et al. Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[12] Miodrag Potkonjak,et al. On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[13] Charles E. Stroud,et al. Using ILA testing for BIST in FPGAs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.