Analysis of RRAM Reliability Soft-Errors on the Performance of RRAM-Based Neuromorphic Systems

Due to the limitation in speed and throughput of the traditional Von Neumann architecture, the interest in braininspired neuromorphic systems has been the focus of recent research activities. RRAM device has been extensively used as synapses in neuromorphic systems due to its many advantages including small size and compatibility with CMOS fabrication process. However, the RRAM device suffers from reliability soft-errors resulting from the stochastic nature of the oxygen vacancies of its conductive filaments. In this article, for the first time, using a combination of SPICE-based and BRIAN-based simulations, a novel framework is developed to model and assess the impact of RRAM reliability soft-errors on the performance of the neuromorphic systems. Simulation results show that the accuracy of a multi-perceptron RRAM-based neuromorphic system drops from 91.6% to 43% when the reliability softerrors are considered. To overcome this degradation in the system performance, a detailed analysis is conducted to modify the way the RRAM resistive state changes. In addition to this, a list of recommendations for the design of neuromorphic systems is also provided to overcome the RRAM reliability soft-errors.

[1]  Hao Jiang,et al.  A spiking neuromorphic design with resistive crossbar , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[3]  Sankar K. Pal,et al.  Multilayer perceptron, fuzzy sets, and classification , 1992, IEEE Trans. Neural Networks.

[4]  Yoshua Bengio,et al.  Gradient-based learning applied to document recognition , 1998, Proc. IEEE.

[5]  L. Goux,et al.  Balancing SET/RESET Pulse for $>\hbox{10}^{10}$ Endurance in $\hbox{HfO}_{2}\hbox{/Hf}$ 1T1R Bipolar RRAM , 2012, IEEE Transactions on Electron Devices.

[6]  L. Goux,et al.  Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current , 2013, 2013 IEEE International Electron Devices Meeting.

[7]  Shimeng Yu,et al.  Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design , 2015, IEEE Transactions on Electron Devices.

[8]  Yu Wang,et al.  MErging the Interface: Power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Y. Wu,et al.  Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  R. Waser,et al.  Nano-Crossbar Arrays for Nonvolatile Resistive RAM (RRAM) Applications , 2008, 2008 8th IEEE Conference on Nanotechnology.

[11]  L. Goux,et al.  Understanding of the endurance failure in scaled HfO2-based 1T1R RRAM through vacancy mobility degradation , 2012, 2012 International Electron Devices Meeting.

[12]  Marc'Aurelio Ranzato,et al.  Building high-level features using large scale unsupervised learning , 2011, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[13]  Heng-Yuan Lee,et al.  Data retention statistics and modelling in HfO2 resistive switching memories , 2015, 2015 IEEE International Reliability Physics Symposium.

[14]  Matthew Cook,et al.  Unsupervised learning of digit recognition using spike-timing-dependent plasticity , 2015, Front. Comput. Neurosci..

[15]  Shimeng Yu,et al.  Verilog-A compact model for oxide-based resistive random access memory (RRAM) , 2014, 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[16]  Shimeng Yu,et al.  Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[17]  Chaitali Chakrabarti,et al.  Programming strategies to improve energy efficiency and reliability of ReRAM memory systems , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).

[18]  John Paul Strachan,et al.  The switching location of a bipolar memristor: chemical, thermal and structural mapping , 2011, Nanotechnology.

[19]  R. Degraeve,et al.  Postcycling LRS Retention Analysis in HfO2/Hf RRAM 1T1R Device , 2013, IEEE Electron Device Letters.

[20]  G. Bi,et al.  Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[21]  A. DateAbhijit,et al.  新しい安定剤としての両親媒性脂質Gelucire 50/13を含む脂質ナノキャリア(GeluPearl): 製造及び特性測定と経口薬物送達のための評価 , 2011 .

[22]  A. A. Gopalai,et al.  Multilayer perceptron neural network classification for human vertical ground reaction forces , 2014, 2014 IEEE Conference on Biomedical Engineering and Sciences (IECBES).