Enabling Energy-Efficient Physical Computing through Analog Abstraction and IP Reuse

This paper shows the first step in analog (and mixed signal) abstraction utilized in large-scale Field Programmable Analog Arrays (FPAA), encoded in the open-source SciLab/Xcos based toolset. Having any opportunity of a wide-scale utilization of ultra-low power technology both requires programmability/reconfigurability as well as abstractable tools. Abstraction is essential both make systems rapidly, as well as reduce the barrier for a number of users to use ultra-low power physical computing techniques. Analog devices, circuits, and systems are abstractable and retain their energy efficient opportunities compared with custom digital hardware. We will present the analog (and mixed signal) abstraction developed for the open-source toolkit used for the SoC FPAAs. Abstraction of Blocks in the FPAA block library makes the SoC FPAA ecosystem accessible to system-level designers while still enabling circuit designers the freedom to build at a low level. Multiple working test cases of various levels of complexity illustrate the analog abstraction capability. The FPAA block library provides a starting point for discussing the fundamental block concepts of analog computational approaches.

[1]  Gerd Folkers,et al.  On computable numbers , 2016 .

[2]  Yu-Tsun Chien,et al.  A methodology for analog circuit macromodeling , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..

[3]  William W. Wadge,et al.  Lucid, the dataflow programming language , 1985 .

[4]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[5]  Jennifer Hasler,et al.  Opportunities in physical computing driven by analog realization , 2016, 2016 IEEE International Conference on Rebooting Computing (ICRC).

[6]  Jennifer Hasler,et al.  Tuning of Multiple Parameters With a BIST System , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Christopher M. Twigg,et al.  Incorporating Large-Scale FPAAs Into Analog Design and Test Courses , 2008, IEEE Transactions on Education.

[8]  François Pêcheux,et al.  VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  ByongChan Lim,et al.  Digital Analog Design: Enabling Mixed-Signal System Validation , 2015, IEEE Design & Test.

[10]  Richard Hansen,et al.  National Instruments LabVIEW: A Programming Environment for Laboratory Automation and Measurement , 2007 .

[11]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[12]  Paul E. Hasler,et al.  Theory and Design of OTA-C Oscillators with Native Amplitude Limiting , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Gero Mühl,et al.  Rapid Prototyping for Pervasive Applications , 2007, IEEE Pervasive Computing.

[14]  Jennifer Hasler,et al.  Learning for VMM + WTA Embedded Classifiers , 2016 .

[15]  Jennifer Hasler,et al.  Neuron Array With Plastic Synapses and Programmable Dendrites , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[16]  ByongChan Lim,et al.  Leveraging designer's intent: A path toward simpler analog CAD tools , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[17]  J. Solomon,et al.  Macromodeling of integrated circuit operational amplifiers , 1974 .

[18]  Sihwan Kim,et al.  Scaling Floating-Gate Devices Predicting Behavior for Programmable and Configurable Circuits and Systems , 2016 .

[19]  W. Yang,et al.  A high-level VHDL-AMS model design methodology for analog RF LNA and mixer , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..

[20]  Sihwan Kim,et al.  Integrated Floating-Gate Programming Environment for System-Level ICs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Sihwan Kim,et al.  Calibration of Floating-Gate SoC FPAA System , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Georges G. E. Gielen,et al.  Hierarchical top-down design of analog sensor interfaces: from system-level specifications down to silicon , 1998, Proceedings Design, Automation and Test in Europe.

[23]  Jennifer Hasler,et al.  Hodgkin–Huxley Neuron and FPAA Dynamics , 2018, IEEE Transactions on Biomedical Circuits and Systems.

[24]  Paul E. Hasler,et al.  Nonlinear Circuit Analysis via Perturbation Methods and Hardware Prototyping , 2010, VLSI Design.

[25]  J. Haase,et al.  Rules for Analog and Mixed-Signal VHDL-AMS Modeling , 2003, FDL.

[26]  Sihwan Kim,et al.  A Programmable and Configurable Mixed-Mode FPAA SoC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Brian A. A. Antao,et al.  ARCHGEN: Automated synthesis of analog systems , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[29]  Brian A. A. Antao,et al.  A framework for synthesis and verification of analog systems , 1995 .

[30]  Joachim Haase,et al.  Important Characteristics of VHDL-AMS and Modelica with Respect to Model Exchange , 2007, EOOLT.

[31]  Andrew Sempere,et al.  Animatronics, Children and Computation , 2005, J. Educ. Technol. Soc..

[32]  Jennifer Hasler,et al.  Modeling, simulation and implementation of circuit elements in an open-source tool set on the FPAA , 2017 .

[33]  Jennifer Hasler,et al.  VMM + WTA Embedded Classifiers Learning Algorithm Implementable on SoC FPAA Devices , 2018, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[34]  Alex Doboli,et al.  Structural Macromodeling of Analog Circuits Through Model Decoupling and Transformation , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  Alex Doboli,et al.  Systematic development of analog circuit structural macromodels through behavioral model decoupling , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[36]  Chittaranjan A. Mandal,et al.  A formal approach for high level synthesis of linear analog systems , 2006, GLSVLSI '06.

[37]  Alain Vachoux,et al.  Compact modeling of the MOSFET in VHDL-AMS , 2006 .

[38]  Arindam Basu,et al.  A large-scale Reconfigurable Smart Sensory Chip , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[39]  Hao Jun Liu,et al.  Archipelago - An Open Source FPGA with Toolflow Support , 2014 .

[40]  P. Hasler,et al.  A bio-physically inspired silicon neuron , 2004 .

[41]  Trent McConaghy,et al.  CAFFEINE: template-free symbolic model generation of analog circuits via canonical form functions and genetic programming , 2005 .

[42]  David V. Anderson,et al.  A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[43]  Ernst Christen,et al.  Mixed Nets, Conversion Models, and VHDL-AMS , 2004, FDL.

[44]  Jennifer Hasler,et al.  Low power speech detector on a FPAA , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[45]  Aaron D. Lanterman,et al.  Applications of Current-Starved Inverters to Music Synthesis on Field Programmable Analog Arrays , 2018 .

[46]  David V. Anderson,et al.  Large-scale field-programmable analog arrays for analog signal processing , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[47]  Arindam Basu,et al.  A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[48]  John Wawrzynek.  Should the academic community launch an open-source FPGA device and tools effort?: evening panel , 2011, FPGA '11.

[49]  Jennifer Hasler,et al.  An Open-Source Tool Set Enabling Analog-Digital-Software Co-Design , 2016 .

[50]  Scott Koziol,et al.  Transforming mixed-signal circuits class through SoC FPAA IC, PCB, and toolset , 2016, 2016 11th European Workshop on Microelectronics Education (EWME).

[51]  ByongChan Lim,et al.  Error Control and Limit Cycle Elimination in Event-Driven Piecewise Linear Analog Functional Models , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[52]  L. Nagel,et al.  SPICE (Simulation Program with Integrated Circuit Emphasis) , 1973 .

[53]  Georges G. E. Gielen,et al.  High-level synthesis of analog sensor interface front-ends , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[54]  David V. Anderson,et al.  A bandpass filter with inherent gain adaptation for hearing applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[55]  Paul E. Hasler,et al.  A Highly Dense, Low Power, Programmable Analog Vector-Matrix Multiplier: The FPAA Implementation , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[56]  Ranga Vemuri,et al.  A two-level modeling approach to analog circuit performance macromodeling , 2005, Design, Automation and Test in Europe.

[57]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[58]  Jennifer Hasler,et al.  Starting Framework for Analog Numerical Analysis for Energy-Efficient Computing , 2017 .

[59]  Jian Wang,et al.  Parameterized Macromodeling for Analog System-Level Design Exploration , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[60]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[61]  Pierre Yger,et al.  PyNN: A Common Interface for Neuronal Network Simulators , 2008, Front. Neuroinform..

[62]  Rob A. Rutenbar,et al.  A Macromodeling Algorithm for Analog Circuits , 2002 .

[63]  Jennifer Hasler,et al.  High-Level Modeling of Analog Computational Elements for Signal Processing Applications , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[64]  Jennifer Hasler,et al.  Finding a roadmap to achieve large neuromorphic hardware systems , 2013, Front. Neurosci..

[65]  Jennifer Hasler,et al.  SoC FPAA Hardware Implementation of a VMM+WTA Embedded Learning Classifier , 2018, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[66]  Khadija Iqbal,et al.  An introduction , 1996, Neurobiology of Aging.

[67]  Georges Gielen,et al.  A methodology for analog high-level synthesis , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[68]  Mark Horowitz,et al.  A Verilog piecewise-linear analog behavior model for mixed-signal validation , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[69]  Christopher M. Twigg,et al.  Programmable Floating Gate FPAA Switches Are Not Dead Weight , 2007, 2007 IEEE International Symposium on Circuits and Systems.