论文信息 - A New Low-Voltage Current Mirror Circuit with Enhanced Bandwidth

A New Low-Voltage Current Mirror Circuit with Enhanced Bandwidth

In this paper low-voltage current mirror circuit is proposed. The proposed circuit is developed by using four p-type and five n-type MOSFET's. The proposed circuit is operated at the supply voltage of +1.3 volt. The bandwidth of this circuit has also been enhanced using bandwidth enhancement technique. The proposed circuit has been simulated using Cadence Design Environment in the UMC 0.18 µm CMOS technology. The simulation results have been presented to validate the effectiveness of the proposed circuit.

Rishikesh Pandey | Manish Tikyani

[1] S. S. Rajput,et al. A high performance current mirror for low voltage designs , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).

[2] Bradley A. Minch. Low-Voltage Wilson Current Mirrors in CMOS , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3] Alan B. Grebene,et al. Analog Integrated Circuit Design , 1978 .

[4] Seyed Javad Azhari,et al. Very low input impedance low power current mirror , 2011 .

[5] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .

[6] Sudhanshu Shekhar Jamuar,et al. Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications , 2001 .

[7] Maneesha Gupta,et al. Low voltage current mirrors with enhanced bandwidth , 2009 .

[8] Christofer Toumazou,et al. High-speed current mirror resistive compensation technique , 1995 .