Embedded memory in FPGAs: recent research results

Recent dramatic improvements in integrated circuit fabrication technology have led to field-programmable gate arrays (FPGAs) capable of implementing entire digital systems. Unlike the smaller circuits that have traditionally been targeted to FPGAs, these large systems often contain memory. Architectural support for the efficient implementation of memory in next-generation FPGAs is therefore crucial. In this paper, we will describe recent research into FPGA memory architectures. We seek to uncover not only the best architecture for the memory arrays themselves, but the best architecture for their interconnection, and the interconnection of the memory architecture to the rest of the FPGA. We also show how memory arrays that are not used to implement storage can be used to implement the logic parts of circuits very efficiently. Many of the early research results have already been used in commercial FPGAs; others are likely to be used in the future.

[1]  Steven J. E. Wilton,et al.  An SRAM-programmable field-configurable memory , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  Steven J. E. Wilton,et al.  The memory/logic interface in FPGAs with large embedded memory arrays , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Jonathan Rose,et al.  Chortle-crf: fast technology mapping for lookup table-based FPGAs , 1991, 28th ACM/IEEE Design Automation Conference.

[4]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Steven J. E. Wilton,et al.  Architecture of Centralized Field-Configurable Memory , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[6]  Steven J. E. Wilton,et al.  Implementing logic in FPGA embedded memory arrays: architectural implications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Andrew Leaver,et al.  Hybrid product term and LUT based architectures using embedded memory blocks , 1999, FPGA '99.

[8]  Steven J. E. Wilton,et al.  Architectures and algorithms for field-programmable gate arrays with embedded memory , 1997 .

[9]  Jason Cong,et al.  Technology mapping for FPGAs with embedded memory blocks , 1998, FPGA '98.

[10]  Steven J. E. Wilton,et al.  SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays , 1998, FPGA '98.