Integrating operation scheduling and binding for functional unit power-gating in high-level synthesis
暂无分享,去创建一个
[1] Malgorzata Marek-Sadowska,et al. Power gating scheduling for power/ground noise reduction , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[2] Takayasu Sakurai,et al. Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs , 2010, TODE.
[3] Enrico Macii,et al. Enabling concurrent clock and power gating in an industrial design flow , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[4] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[5] Michael B. Henry,et al. NEMS-Based Functional Unit Power-Gating: Design, Analysis, and Optimization , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Akihiro Hashimoto,et al. Wire routing by optimizing channel assignment within large apertures , 1971, DAC.
[7] Jie-Hong Roland Jiang,et al. Scalable sequence-constrained retention register minimization in power gating design , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] Dhiraj K. Pradhan,et al. Simultaneous scheduling and binding for low gate leakage nano-complementary metaloxide-semiconductor data path circuit behavioural synthesis , 2008, IET Comput. Digit. Tech..
[9] Daisuke Suzuki,et al. Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction , 2015, IEEE Journal of Solid-State Circuits.