论文信息 - Sub-100 nm MOSFET fabrication with low temperature resist trimming process - 字舞流文

Sub-100 nm MOSFET fabrication with low temperature resist trimming process

Ranganathan Nagarajan | N. Balasubramanian | L. K. Bera | N. Balasubramanian | L. Bera | R. Nagarajan | Shajan Mathew | Feng Han Hua | Du An Yan | S. Mathew

[1] Hiroshi Iwai,et al. Fabrication of sub‐50‐nm gate length n‐metal–oxide–semiconductor field effect transistors and their electrical characteristics , 1995 .

[2] D. Jeon,et al. Gate technology for 0.1‐μm Si complementary metal–oxide–semiconductor using g‐line exposure and deep ultraviolet hardening , 1994 .

[3] J. Keller,et al. Design and characterization of compact 100 nm‐scale silicon metal–oxide–semiconductor field effect transistors , 1992 .

[4] A.T. Wu,et al. Deep-submicrometer MOS device fabrication using a photoresist-ashing technique , 1988, IEEE Electron Device Letters.