Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout

5 ultra low power / low energy static flip-flops operating in the subthreshold region are compared. They are a PowerPC603 flip-flop, a C2MOS flip-flop, a nand2-based flip-flop and two minority-3 based flip-flops. Simulations based on netlists extracted from layouts, in a standard 65 nm CMOS process, include mismatch- and process-, voltage- and temperature (PVT-) variations. The flip-flops have regularity in layouts, for robustness against PVT variations, and are designed for a supply voltage of 250 mV. Comparisons for the same supply voltage indicate that the PowerPC 603 flip-flop has relatively low delay, the lowest power consumption and PDP, and close to average standard deviation in the delay, among the 5. The C2MOS variant has the lowest delay, relatively low power consumption and PDP. However, it has the largest relative standard deviation for delay. The minority-3 based flip-flops have the lowest relative standard deviation in delay, making them the most robust towards variations, in this sense. However, they have the largest delays, and highest power consumption and PDP figures, and have a significantly higher transistor count.

[1]  Bo Fu,et al.  Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Ulrich Rückert,et al.  A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control , 2013, IEEE Journal of Solid-State Circuits.

[3]  Eric MacDonald,et al.  Robust Ultra-Low Power Subthreshold Logic Flip-Flop Design for Reconfigurable Architectures , 2006, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006).

[4]  Dick James,et al.  Design-for-manufacturing features in nanometer processes - A reverse engineering perspective , 2009, 2009 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[5]  Snorre Aunet,et al.  Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[6]  Snorre Aunet,et al.  Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[7]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[8]  Hoi-Jun Yoo,et al.  A 320 mW 342 GOPS Real-Time Dynamic Object Recognition Processor for HD 720p Video Streams , 2013, IEEE Journal of Solid-State Circuits.

[9]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  H. P. Alstad,et al.  Seven subthreshold flip-flop cells , 2007, Norchip 2007.

[11]  Magne Værnes.  Trade-offs between Performance and Robustness for Ultra Low Power/Low Energy Subthreshold D flip-flops in 65nm CMOS , 2013 .

[12]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[13]  Yannis Tsividis.  Eric Vittoz and the Strong Impact of Weak Inversion Circuits , 2008, IEEE Solid-State Circuits Newsletter.

[14]  Eric A. Vittoz,et al.  Origins of Weak Inversion (or Sub-threshold) Circuit Design , 2006 .

[15]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[17]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[18]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[19]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[20]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[21]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[22]  A. Chandrakasan,et al.  A 180mV FFT processor using subthreshold circuit techniques , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[23]  David Bol,et al.  SleepWalker: A 25-MHz 0.4-V Sub- $\hbox{mm}^{2}$ 7- $\mu\hbox{W/MHz}$ Microcontroller in 65-nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes , 2013, IEEE Journal of Solid-State Circuits.