Analyzing path delays for accelerated testing of logic chips

We develop a test methodology utilizing the critical path delay to monitor and predict the degradation of circuits during a ramp voltage stress (RVS). Stress is applied by looping functional patterns during RVS. Our results demonstrate that the degradation behavior of a functional circuit can be characterized and analyzed with RVS in a manner similar to that developed for a single transistor. This alternative fast test lends itself to in-line testing with reduced times and small sample numbers.

[1]  Sangwoo Pae,et al.  Frequency and recovery effects in high-κ BTI degradation , 2009, 2009 IEEE International Reliability Physics Symposium.

[2]  A. Kerber,et al.  Voltage Ramp Stress for Hot-Carrier Screening of Scaled CMOS Devices , 2012, IEEE Electron Device Letters.

[3]  Wolfgang Fichtner,et al.  Lifetime prediction and design of reliability tests for high-power devices in automotive applications , 2003 .

[4]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[5]  T. Nigam,et al.  Accurate product lifetime predictions based on device-level measurements , 2009, 2009 IEEE International Reliability Physics Symposium.

[6]  Xiaojun Li,et al.  Electronic circuit reliability modeling , 2006, Microelectron. Reliab..

[7]  W. Marsden.  I and J , 2012 .

[8]  Barry P. Linder,et al.  Combined Ramp Voltage Stress and Constant Voltage Stress for optimal BTI voltage acceleration and lifetime modeling , 2014, 2014 IEEE International Reliability Physics Symposium.

[9]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  A. Kerber,et al.  Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High- $k$ Stacks , 2009, IEEE Electron Device Letters.

[11]  T. Grasser,et al.  The impact of recovery on BTI reliability assessments , 2010, 2010 IEEE International Integrated Reliability Workshop Final Report.

[12]  Narayanaswamy Balakrishnan,et al.  Optimal Burn-In Policy for Highly Reliable Products Using Gamma Degradation Process , 2011, IEEE Transactions on Reliability.

[13]  Tanya Nigam,et al.  Impact of Transistor Level degradation on product reliability , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[14]  Joseph B. Bernstein,et al.  Validation of simulated integrated circuit reliability in conjunction with field data , 2011 .

[15]  Sarita V. Adve,et al.  AS SCALING THREATENS TO ERODE RELIABILITY STANDARDS, LIFETIME RELIABILITY MUST BECOME A FIRST-CLASS DESIGN CONSTRAINT. MICROARCHITECTURAL INTERVENTION OFFERS A NOVEL WAY TO MANAGE LIFETIME RELIABILITY WITHOUT SIGNIFICANTLY SACRIFICING COST AND PERFORMANCE , 2005 .