Secured-by-Design FPGA against Early Evaluation

CMOS power dissipation has multiple components: switching, short-circuit, and static. In order to be robust to power attacks, digital logic should eliminate the relation between processed data and each and every power component. Other sources of side-channel information are glitches and the early evaluation of signals. We improve over our previous work and propose a Look-Up Table (LUT) with increased robustness to early evaluation attacks. The resulting secured-by-design FPGA LUT exhibits quadruple robustness to attacks based on dynamic power, static power, glitches, and early evaluation, whereas its architecture remains in line with commercial FPGAs. The silicon area penalty is light making the disclosed FPGA attractive to cryptoysystems developers.

[1]  Mihai Sima,et al.  Secured-by-design FPGA: look-up tables and switch-boxes , 2015, 2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC).

[2]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[3]  J.-L. Danger,et al.  Countermeasures Against Physical Attacks in FPGAs , 2011 .

[4]  Philip Heng Wai Leong,et al.  A detailed delay path model for FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[5]  Scott Hauck,et al.  Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation , 2007 .

[6]  Patrick Schaumont,et al.  Secure FPGA circuits using controlled placement and routing , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[7]  Daisuke Suzuki,et al.  An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[8]  Sylvain Guilley,et al.  BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[9]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[10]  Ingrid Verbauwhede,et al.  A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Eduardo de la Torre,et al.  A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[12]  Alexandre Yakovlev,et al.  Power balanced circuits for leakage-power-attacks resilient design , 2015, 2015 Science and Information Conference (SAI).

[13]  Amir Moradi,et al.  Early Propagation and Imbalanced Routing, How to Diminish in FPGAs , 2014, IACR Cryptol. ePrint Arch..

[14]  Mihai Sima,et al.  Look-Up tables with multiple inputs for secured-by-design FPGAs , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).

[15]  Sylvain Guilley,et al.  Shall we trust WDDL , 2009 .

[16]  Sylvain Guilley,et al.  Countering early evaluation: an approach towards robust dual-rail precharge logic , 2010, WESS '10.

[17]  Daisuke Suzuki,et al.  Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style , 2006, CHES.

[18]  Sylvain Guilley,et al.  Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[19]  Wieland Fischer,et al.  Masking at Gate Level in the Presence of Glitches , 2005, CHES.

[20]  Alessandro Trifiletti,et al.  Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Mark G. Karpovsky,et al.  Power attacks on secure hardware based on early propagation of data , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[22]  Jens-Peter Kaps,et al.  DPA Resistant AES on FPGA Using Partial DDL , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[23]  Satoshi Goto,et al.  Correlation Power Analysis Based on Switching Glitch Model , 2010, WISA.

[24]  Alessandro Trifiletti,et al.  Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  V. Sundaresan,et al.  Defense against Side-Channel Power Analysis Attacks on Microelectronic Systems , 2008, 2008 IEEE National Aerospace and Electronics Conference.

[26]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[27]  Wayne P. Burleson,et al.  Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[28]  Stefan Mangard,et al.  Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints , 2005, CHES.