A two-level metal fully planarized interconnect structure implemented on a 64 kb CMOS SRAM