Effective use of aerial image metrology for calibration of OPC models

The appropriate representation of the photomask in the simulation of wafer lithography processes has been shown to be of vital importance for 14-nm and below [1]. This task is difficult, since accurate optical metrology and physical metrology of the three-dimensional mask structure is not always available. OPC models for wafer patterning comprise representations of the mask, the optics, and the photoresist process. The traditional calibration of these models has involved empirical tuning of model parameters to CD-SEM data from printed photoresist patterns. Such a flow necessarily convolves the resist effects and it has been difficult to reliably obtain mask and optical parameters which are most representative of physical reality due to aliasing effects. In this work, we have undertaken to decouple the mask model from the photoresist process by use of the ZEISS Wafer-Level CD (WLCD) tool based upon aerial image metrology. By measuring the OPC test pattern mask with WLCD, the mask parameters in the OPC model can be tuned directly without interference of resist effects. This work utilized 14-nm,10-nm, and 7-nm node masks, and we demonstrate that the use of such a flow leads to the most predictive overall OPC models, and that the mask parameters resulting from this flow more closely match the expected physical values. More specifically, the mask corner rounding, sidewall angle, and bias values were tuned to the WLCD data instead of the wafer CD SEM data, and resulted in improved predictive capability of the model. Furthermore, other mask variables not traditionally tuned can be verified or tuned by matching simulation to aerial image metrology.

[1]  Konstantinos Adam,et al.  Understanding the impact of rigorous mask effects in the presence of empirical process models used in optical proximity correction (OPC) , 2007, SPIE Advanced Lithography.

[2]  Richard Wistrom,et al.  Characterization of binary and attenuated phase shift mask blanks for 32nm mask fabrication , 2008, Photomask Technology.

[3]  John L. Sturtevant,et al.  Modeling metrology for calibration of OPC models , 2016, SPIE Advanced Lithography.

[4]  David Fryer,et al.  Accurate 3DEMF mask model for full-chip simulation , 2013, Advanced Lithography.

[5]  A. Neureuther,et al.  Domain decomposition methods for the rapid electromagnetic simulation of photomask scattering , 2002 .

[6]  Edita Tejnil,et al.  Advanced mask process modeling for 45-nm and 32-nm nodes , 2008, SPIE Advanced Lithography.

[7]  Wenzhan Zhou,et al.  OMOG mask topography effect on lithography modeling of 32nm contact hole patterning , 2010, Advanced Lithography.

[8]  Burn J. Lin,et al.  Study of mask corner rounding effects on lithographic patterning for 90-nm technology node and beyond , 2004, Photomask Japan.

[9]  Scott Halle,et al.  Lithographic qualification of new opaque MoSi binary mask blank for the 32-nm node and beyond , 2010 .

[10]  V. Farys,et al.  Mask phase and transmission variation effects on wafer critical dimensions for nodes 65nm and 45nm , 2010, European Mask and Lithography Conference.

[11]  Tsuyoshi Tanaka,et al.  Attenuated phase-shift mask with high tolerance for 193nm radiation damage , 2011, Photomask Technology.

[12]  Tsai-Sheng Gau,et al.  Simulation of AIMS measurements using rigorous mask 3D modeling , 2015, Advanced Lithography.

[13]  John L. Sturtevant,et al.  Impact of 14-nm photomask uncertainties on computational lithography solutions , 2013 .

[14]  Wolfgang Degel,et al.  WLCD: a new system for wafer level CD metrology on photomasks , 2009, Advanced Lithography.

[15]  Ming-Chuan Yang Analytical optimization of high-transmission attenuated phase-shifting reticles , 2009 .

[16]  Yoshifumi Sakamoto,et al.  Characterization of a new polarity switching negative tone e-beam resist for 14nm and 10nm logic node mask fabrication and beyond , 2014, Photomask Technology.