Computation and power reduction techniques for H.264 intra prediction

H.264 intra prediction algorithm has a very high computational complexity. In this paper, we propose pixel equality and pixel similarity based techniques for reducing the amount of computations performed by H.264 intra prediction algorithm and therefore reducing the power consumption of H.264 intra prediction hardware. These techniques exploit pixel equality and similarity in a video frame by performing a small number of comparisons among pixels used in prediction equations before the intra prediction process. If the pixels used in prediction equations are equal or similar, prediction equations simplify significantly. By exploiting the equality and similarity of the pixels used in prediction equations, the proposed pixel equality and pixel similarity based techniques reduce the amount of computations performed by 4x4 intra prediction modes up to 78% and 89%, respectively, with a small comparison overhead. We also implemented an efficient 4x4 intra prediction hardware including the proposed techniques using Verilog HDL. The proposed pixel equality and pixel similarity based techniques reduced the power consumption of this hardware up to 13.7% and 17.2%, respectively. The proposed pixel equality based technique does not affect the PSNR and bitrate. The proposed pixel similarity based technique increases the PSNR slightly for some videos frames and it decreases the PSNR slightly for some videos frames.

[1]  Marcos Martínez Peiró,et al.  Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management , 2008, Microprocess. Microsystems.

[2]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[3]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[4]  Yao Li,et al.  Design of an intra predictor with data reuse for high-profile H.264 applications , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[6]  Susanto Rahardja,et al.  Fast mode decision algorithm for intraprediction in H.264/AVC video coding , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[7]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Ilker Hamzaoglu,et al.  A Computation and Power Reduction Technique for H.264 Intra Prediction , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[9]  Hyuk-Jae Lee,et al.  An Efficient Pipelined Architecture for H.264/AVC Intra Frame Processing , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Ilker Hamzaoglu,et al.  An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[11]  Ilker Hamzaoglu,et al.  Pixel similarity based computation and power reduction technique for H.264 intra prediction , 2010, IEEE Trans. Consumer Electron..

[12]  Ilker Hamzaoglu,et al.  An efficient H.264 intra frame coder system , 2008, IEEE Transactions on Consumer Electronics.

[13]  Byeungwoo Jeon,et al.  Fast Coding Mode Selection With Rate-Distortion Optimization for MPEG-4 Part-10 AVC/H.264 , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Ilker Hamzaoglu,et al.  A novel computational complexity and power reduction technique for H.264 intra prediction , 2008, IEEE Transactions on Consumer Electronics.

[15]  Iain E.G,et al.  H.264 and MPEG 4 video , 2009 .

[16]  Ilker Hamzaoglu,et al.  An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding , 2007 .

[17]  Luca Fanucci,et al.  Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding , 2010, Microprocess. Microsystems.