An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults
暂无分享,去创建一个
[1] Yu Hu,et al. Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method , 2010, 2010 19th IEEE Asian Test Symposium.
[2] Xiaoqing Wen,et al. VLSI Test Principles and Architectures , 2006 .
[3] Wenlong Wei,et al. Machine learning-based volume diagnosis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[4] Xiaoqing Wen,et al. VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .
[5] Janusz Rajski,et al. Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement , 2007, 12th IEEE European Test Symposium (ETS'07).
[6] R. D. Blanton,et al. Diagnosis-Assisted Adaptive Test , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Jih-Nung Lee,et al. Case study of yield learning through in-house flow of volume diagnosis , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).
[8] Vishwani D. Agrawal,et al. Exclusive test and its applications to fault diagnosis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[9] Srikanth Venkataraman,et al. POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[10] Leendert M. Huisman,et al. Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[11] J. Moondanos,et al. An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability , 2007, 16th Asian Test Symposium (ATS 2007).
[12] R. D. Blanton,et al. Physically-aware analysis of systematic defects in integrated circuits , 2011, 2011 IEEE International Test Conference.
[13] R. D. Blanton,et al. A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.
[14] R. D. Blanton,et al. Defect Modeling Using Fault Tuples , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Magdy S. Abadir,et al. Fault equivalence and diagnostic test generation using ATPG , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[16] Wu-Tung Cheng,et al. Improved volume diagnosis throughput using dynamic design partitioning , 2012, 2012 IEEE International Test Conference.
[17] R. D. Blanton,et al. Diagnostic Test Generation for Arbitrary Faults , 2006, 2006 IEEE International Test Conference.
[18] Yu Zhang,et al. A diagnostic test generation system , 2010, 2010 IEEE International Test Conference.
[19] Kuen-Jong Lee,et al. An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).