An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults

Fault Diagnosis is a critical process to identify the locations of physical defects in advanced integrated circuits. Current diagnosis tools often report multiple types of faults as defect candidates. Thus an efficient method to distinguish different types of faults is highly desired. Stuck-at and bridging faults are two most commonly used DC fault models during diagnosis. In this paper we present an efficient diagnosis pattern generation procedure to distinguish stuck-at faults and bridging faults. Two major techniques are proposed. The first one is a fault-inactivation method (FIM) that can quickly distinguish most fault pairs by inactivating one fault while detecting the other in each fault pair. The second one is a fault-types-transformation method (FTTM) that can transform the problem of distinguishing a stuck-at fault and a bridging fault into the problem of detecting a stuck-at fault. Both methods involve only one copy of the original circuit and require only an ordinary ATPG tool for stuck-at faults. Furthermore, both methods can deal with multiple fault pairs at a time and thus not only is the required CPU time small but also the dynamic test compaction capability of the ATPG tool can be utilized. Experiments on a large number of randomly selected fault pairs in ISCAS'89 and IWLS'05 benchmark circuits have been carried out. The results show that the FIM can distinguish about 91.9% of distinguishable fault pairs quickly and the FTTM can distinguish all other distinguishable fault pairs and identify all equivalent fault pairs. The average ratio of the number of diagnosis patterns over that of the test patterns for stuck-at faults is only 0.64. On average, one diagnosis pattern can distinguish 10.89 fault pairs.

[1]  Yu Hu,et al.  Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method , 2010, 2010 19th IEEE Asian Test Symposium.

[2]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures , 2006 .

[3]  Wenlong Wei,et al.  Machine learning-based volume diagnosis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[4]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[5]  Janusz Rajski,et al.  Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement , 2007, 12th IEEE European Test Symposium (ETS'07).

[6]  R. D. Blanton,et al.  Diagnosis-Assisted Adaptive Test , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jih-Nung Lee,et al.  Case study of yield learning through in-house flow of volume diagnosis , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[8]  Vishwani D. Agrawal,et al.  Exclusive test and its applications to fault diagnosis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[9]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  J. Moondanos,et al.  An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability , 2007, 16th Asian Test Symposium (ATS 2007).

[12]  R. D. Blanton,et al.  Physically-aware analysis of systematic defects in integrated circuits , 2011, 2011 IEEE International Test Conference.

[13]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[14]  R. D. Blanton,et al.  Defect Modeling Using Fault Tuples , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Magdy S. Abadir,et al.  Fault equivalence and diagnostic test generation using ATPG , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[16]  Wu-Tung Cheng,et al.  Improved volume diagnosis throughput using dynamic design partitioning , 2012, 2012 IEEE International Test Conference.

[17]  R. D. Blanton,et al.  Diagnostic Test Generation for Arbitrary Faults , 2006, 2006 IEEE International Test Conference.

[18]  Yu Zhang,et al.  A diagnostic test generation system , 2010, 2010 IEEE International Test Conference.

[19]  Kuen-Jong Lee,et al.  An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).