Microprocessor based testing for core-based system on chip

The purpose of this paper is to develop a flexible design for test methodology for testing a core-based system on chip (SOC). The novel feature of the approach is the use an embedded microprocessor/memory pair to test the remaining components of the SOC. Test data is downloaded using DMA techniques directly into memory while the microprocessor uses the test data to test the core. The test results are transferred to a MISR for evaluation. The approach has several important advantages over conventional ATPG such as achieving at-speed testing, not limiting the chip speed to the tester speed during test and achieving great flexibility since most of the testing process is based on software. Experimental results on an example system are discussed.

[1]  Christos A. Papachristou,et al.  Parallelism in structural fault testing of embedded cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[2]  Nur A. Touba,et al.  Testing embedded cores using partial isolation rings , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  Lee Whetsel,et al.  An IEEE 1149.1 based test access architecture for ICs with embedded cores , 1997, Proceedings International Test Conference 1997.

[4]  Nur A. Touba,et al.  Modifying user-defined logic for test access to embedded cores , 1997, Proceedings International Test Conference 1997.

[5]  Kaushik De,et al.  Test methodology for embedded cores which protects intellectual property , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Srinivas Raman,et al.  Direct access test scheme-design of block and core cells for embedded ASICs , 1990, Proceedings. International Test Conference 1990.

[7]  R. Chandramouli,et al.  Testing systems on a chip , 1996 .

[8]  R. G. Bennetts,et al.  Testability Concepts for Digital ICs: The Macro Test Approach , 1995 .

[9]  Sujit Dey,et al.  A low overhead design for testability and test generation technique for core-based systems , 1997, Proceedings International Test Conference 1997.

[10]  R. G. Bennetts,et al.  Testability Concepts for Digital ICs , 1995 .

[11]  E.J. Marinissen,et al.  Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).