Embedded reconfigurable array targeting motion estimation applications

Motion estimation is a complex computation found in video compression algorithms, such as standards like MPEG-4 and H.263. This paper proposes an embedded reconfigurable array for low-power and high-throughput implementations of motion estimators. This array is part of a heterogeneous SoC platform with multiple processors and computational elements. The embedded reconfigurable array targets multimedia and low-power system-on-chip applications, such as future mobile devices. We provide results which demonstrate a 75% reduction in power consumption in addition to improvements in timing and area over standard FPGA architectures.

[1]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Hitoshi Kiya,et al.  Motion estimation with power scalability and its VHDL model , 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101).

[3]  Prashant Jain,et al.  Dynamically parameterized architectures for power-aware video coding: motion estimation and DCT , 2001, Proceedings Second International Workshop on Digital and Computational Video.

[4]  Stephen D. Brown,et al.  Flexibility of interconnection structures for field-programmable gate arrays , 1991 .

[5]  Chi-Ying Tsui,et al.  An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Kamesh Namuduri,et al.  Computation and performance trade-offs in motion estimation algorithms , 2001, Proceedings International Conference on Information Technology: Coding and Computing.

[7]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[8]  Chen-Yi Lee,et al.  Scalable VLSI architectures for full-search block matching algorithms , 1996, Proceedings of 3rd IEEE International Conference on Image Processing.

[9]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[10]  Luca Fanucci,et al.  High-throughput, low complexity, parametrizable VLSI architecture for full search block matching algorithm for advanced multimedia applications , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[11]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[12]  T. Arslan,et al.  An embedded programmable core for the implementation of high performance digital filters , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[13]  Itu-T.  Video coding for low bitrate communication , 1996 .