Image correlation using a bit level systolic array

The author describes a bit-serial systolic array architecture based on simple one-bit pipelined processing cells for real-time image correlation. Due to the high sampling rates (up to 40 MHz) and the large data streams, the implementation of image processing algorithms such as two-dimensional correlation requires dedicated chips. The proposed bit-serial architecture includes an optimized scheme for inner-product computation that realizes a speed and area improvement over a previous method. A chip has been designed to compute the two-dimensional correlation function in synchronization with the scanning rate of industrial TV cameras for gray-scale TV images.<<ETX>>

[1]  Paul Six,et al.  Cameleon, a Process Tolerant Symbolic Layout System , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[2]  John G. McWhirter,et al.  MULTIBIT CONVOLUTION USING A BIT LEVEL SYSTOLIC ARRAY. , 1985 .

[3]  William K. Pratt,et al.  Correlation Techniques of Image Registration , 1974, IEEE Transactions on Aerospace and Electronic Systems.

[4]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[5]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.