Analysis of Lithium Niobate Memristor Devices for Neuromorphic Programability

This paper describes the fabrication and characterization process used to develop a series of lithium niobate memristors. A common approach for the development of memristor-based neuromorphic circuits is to store synaptic weight values within memristors as resistance states. Therefore, memristors for these systems must be stable, symmetric, and programmable with a significant bit resolution. In other words, a continuous resistance range must be available in these memristors to store the weight matrix produced by a learning algorithm. Furthermore, it is important to be able to iteratively program a target resistance through a number of feedback controlled voltage pulses as opposed to abruptly switching the device between two binary states. This paper describes the fabrication and characterization results for a set of six different memristor wafers. These results are used to decide which device composition is the best for neuromorphic computing applications through the properties of symmetry, reliability, stability, and programmability. Once the best device for neuromorphic programmability was selected, we also show the potential programming resolution available in this device using a voltage pulse characterization.

[1]  Chris Yakopcic,et al.  Ex-situ programming in a neuromorphic memristor based crossbar circuit , 2015, 2015 National Aerospace and Electronics Conference (NAECON).

[2]  G. Subramanyam,et al.  A Memristor Device Model , 2011, IEEE Electron Device Letters.

[3]  Chris Yakopcic,et al.  Flexible memristor based neuromorphic system for implementing multi-layer neural network algorithms , 2018, Int. J. Parallel Emergent Distributed Syst..

[4]  Chris Yakopcic,et al.  Lithium based memristive device , 2015, 2015 National Aerospace and Electronics Conference (NAECON).

[5]  Chris Yakopcic,et al.  On-chip training of memristor crossbar based multi-layer neural networks , 2017, Microelectron. J..

[6]  Chris Yakopcic,et al.  Determining optimal switching speed for memristors in neuromorphic system , 2015 .

[7]  Chris Yakopcic,et al.  Energy efficient perceptron pattern recognition using segmented memristor crossbar arrays , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).

[8]  Shu Wang,et al.  Filament formation in lithium niobate memristors supports neuromorphic programming capability , 2017, Neural Computing and Applications.

[9]  Chris Yakopcic,et al.  Ex-situ training of dense memristor crossbar for neuromorphic applications , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[10]  Fabien Alibart,et al.  Pattern classification by memristive crossbar circuits using ex situ and in situ training , 2013, Nature Communications.

[11]  Chris Yakopcic,et al.  Generalized Memristive Device SPICE Model and its Application in Circuit Design , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Chris Yakopcic,et al.  SPICE analysis of dense memristor crossbars for low power neuromorphic processor designs , 2015, 2015 National Aerospace and Electronics Conference (NAECON).

[13]  Kyeong-Sik Min,et al.  Low-Power $V_{\bf DD}$/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array , 2013, IEEE Transactions on Nanotechnology.

[14]  Chris Yakopcic,et al.  Analysis and Design of Memristor Crossbar Based Neuromorphic Intrusion Detection Hardware , 2018, 2018 International Joint Conference on Neural Networks (IJCNN).

[15]  Chris Yakopcic,et al.  Memristor crossbar based multicore neuromorphic processors , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[16]  Chris Yakopcic,et al.  Reconfigurable neuromorphic crossbars based on titanium oxide memristors , 2016 .

[17]  Chris Yakopcic,et al.  On-chip training of memristor based deep neural networks , 2017, 2017 International Joint Conference on Neural Networks (IJCNN).

[18]  Shu Wang,et al.  Memristor devices for use in neuromorphic systems , 2016, 2016 IEEE National Aerospace and Electronics Conference (NAECON) and Ohio Innovation Summit (OIS).

[19]  Chris Yakopcic,et al.  Extremely parallel memristor crossbar architecture for convolutional neural network implementation , 2017, 2017 International Joint Conference on Neural Networks (IJCNN).

[20]  Chris Yakopcic,et al.  Memristor based neuromorphic circuit for ex-situ training of multi-layer neural network algorithms , 2015, 2015 International Joint Conference on Neural Networks (IJCNN).

[21]  W. Lu,et al.  High-density Crossbar Arrays Based on a Si Memristive System , 2008 .

[22]  Yukio Hayakawa,et al.  An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.

[23]  Chris Yakopcic,et al.  Memristor-based neuron circuit and method for applying learning algorithm in SPICE? , 2014 .

[24]  Chris Yakopcic,et al.  Methods for reducing memristor crossbar simulation time , 2015, 2015 National Aerospace and Electronics Conference (NAECON).

[25]  Chris Yakopcic,et al.  Method for ex-situ training in memristor-based neuromorphic circuit using robust weight programming method , 2015 .

[26]  Chris Yakopcic,et al.  High throughput neural network based embedded streaming multicore processors , 2016, 2016 IEEE International Conference on Rebooting Computing (ICRC).

[27]  Chris Yakopcic,et al.  Memristor crossbar deep network implementation based on a Convolutional neural network , 2016, 2016 International Joint Conference on Neural Networks (IJCNN).

[28]  Chris Yakopcic,et al.  Hybrid crossbar architecture for a memristor based cache , 2013, Microelectron. J..

[29]  Jiang Yin,et al.  Memristive behaviors of LiNbO3 ferroelectric diodes , 2010 .

[30]  Sergei S. Orlov,et al.  Pulsed laser deposition of single phase LiNbO3 thin film waveguides , 2006 .