Towards totally self-checking delay-insensitive systems

Considers designing quasi-delay-insensitive (QDI) combinational circuits (CCs), a class of self-timed (asynchronous) circuits. The necessity of coding both inputs and outputs of any QDI CC by using unordered codes naturally leads to inverter-free realization. The analysis of behavior of a QDI CC with input errors leads to the observation that it is impossible to avoid the so-called late detection problem. The new set of correct definitions of the code-disjoint QDI CC and of the totally self-checking (TSC) QDI CC is introduced. The detailed analysis of the behavior of a faulty QDI system with internal permanent faults shows that: (1) late detection, (2) the possibility of occurrence of invalid transitions, and (3) premature completion, seem to be the inherent properties of any QDI CC, which preclude its fault-secure (hence TSC) implementation for some single stuck-at faults. The first ever self-testing code-disjoint completion checker is proposed. Finally, an extensive study of designing self-testing code-disjoint QDI CCs is presented.<<ETX>>

[1]  Douglas B. Armstrong,et al.  Design of Asynchronous Circuits Assuming Unbounded Gate Delays , 1969, IEEE Transactions on Computers.

[2]  David A. Rennels,et al.  Concurrent error detection in self-timed VLSI , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[3]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[4]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.

[5]  Stanislaw J. Piestrak.  Design of High-Speed and Cost-Effective Self-Testing Checkers for Low-Cost Arithmetic Codes , 1990, IEEE Trans. Computers.

[6]  Marly Roncken,et al.  Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy , 1993, Asynchronous Design Methodologies.

[7]  Ran Ginosar,et al.  An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.

[8]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[9]  S. J. Piestrak.  General design principles of self-testing code-disjoint PLAs , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[10]  Stanislaw J. Piestrak.  Design of TSC code-disjoint inverter-free PLA's for separable unordered codes , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11]  Parag K. Lala,et al.  A General Technique for Designing Totally Self-Checking Checker for 1-out-of-N Code with Minimum Gate Delay , 1992, IEEE Trans. Computers.

[12]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[13]  Luciano Lavagno,et al.  Testing redundant asynchronous circuits by variable phase splitting , 1994, EURO-DAC '94.

[14]  Stanislaw J. Piestrak,et al.  Design of Fast Self-Testing Checkers for a Class of Berger Codes , 1987, IEEE Transactions on Computers.

[15]  Alex Yakovlev,et al.  Structural technique for fault-masking in asynchronous interfaces , 1993 .

[16]  Michel Diaz,et al.  Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines , 1979, IEEE Transactions on Computers.

[17]  D. A. Anderson,et al.  Design of Totally Self-Checking Check Circuits for M-out of-N Codes , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[18]  Teresa H. Y. Meng,et al.  Semi-modularity and testability of speed-independent circuits , 1992, Integr..

[19]  Takashi Nanya.  Challenges to Dependable Asynchronous Processor Design , 1993 .

[20]  Stanislaw J. Piestrak.  Design of minimal-level PLA self-testing checkers for m-out-of-n codes , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Sudhakar M. Reddy,et al.  On Totally Self-Checking Checkers for Separable Codes , 1977, IEEE Transactions on Computers.

[22]  T. Nanya,et al.  On signal transition causality for self-timed implementation of Boolean functions , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[23]  Robert W. Horst,et al.  The risk of data corruption in microprocessor-based systems , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[24]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.