Unified Compact Model of Soft Breakdown Oxide Degradation and Its Impact on CMOS Circuits Reliability

Oxide breakdown (BD) modeling may allow important reliability margin extension since the BD has been shown to be not immediately destructive for circuit operation. BD characterization and understanding are strongly required to implement relevant models, reproducing all BD parameter deviations. Owing to damaged device characterization, we extract empirical laws of BD impact evolution and implement them in the first BD damaged compact model. Parameter variability correlation is explained through measurements and simulations, particularly threshold voltage deviation due to BD. Using our original compact model, we investigate BD impacts on circuit functioning, showing original effects and several improvements of previous studies. Inverter threshold, power consumption increase, BD path location impact, and SRAM cell SNM reduction are examined, demonstrating the ability of our compact model to estimate circuit lifetime extension, including circuit parameter deviations.

[1]  R. Degraeve,et al.  Location and hardness of the oxide breakdown in short channel n- and p-MOSFETs , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[2]  D. Hwang,et al.  Ultra-thin gate dielectrics: they break down, but do they fail? , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  Rajiv V. Joshi,et al.  Influence and model of gate oxide breakdown on CMOS inverters , 2003, Microelectron. Reliab..

[4]  E. Vandamme,et al.  Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .

[5]  R. Degraeve,et al.  Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[6]  R. Degraeve,et al.  Consistent model for short-channel nMOSFET after hard gate oxide breakdown , 2002 .

[7]  L. Gerrer,et al.  Unified soft breakdown MOSFETs compact model: From experiments to circuit simulation , 2010, Microelectron. Reliab..

[8]  Barry P. Linder,et al.  Circuit implications of gate oxide breakdown , 2003, Microelectron. Reliab..

[9]  J. Martin-Martinez,et al.  Gate Oxide Wear-Out and Breakdown Effects on the Performance of Analog and Digital Circuits , 2008, IEEE Transactions on Electron Devices.

[10]  R. Degraeve,et al.  Understanding nMOSFET Characteristics after Soft Breakdown and Their Dependence on the Breakdown Location , 2002, 32nd European Solid-State Device Research Conference.

[11]  M. Rafik,et al.  Post breakdown oxide lifetime based on digital circuit failure , 2008, 2008 IEEE International Reliability Physics Symposium.

[12]  Xavier Aymerich,et al.  Contributions of the gate current and channel current variation to the post-breakdown MOSFET performance , 2008 .

[13]  Gerard Ghibaudo,et al.  Impact of progressive oxide soft breakdown on metal oxide semiconductor parameters: Experiment and modeling , 2009 .

[14]  R. Rodriguez,et al.  Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..