Design of Sequential Elements for Low Power Clocking System

Power consumption is a major bottleneck of system performance and is listed as one of the top three challenges in International Technology Roadmap for Semiconductor 2008. In practice, a large portion of the on chip power is consumed by the clock system which is made of the clock distribution network and flop-flops. In this paper, various design techniques for a low power clocking system are surveyed. Among them is an effective way to reduce capacity of the clock load by minimizing number of clocked transistors. To approach this, we propose a novel clocked pair shared flip-flop which reduces the number of local clocked transistors by approximately 40%. A 24% reduction of clock driving power is achieved. In addition, low swing and double edge clocking, can be easily incorporated into the new flip-flop to build clocking systems.

[1]  Tarek Darwish,et al.  High-performance and low-power conditional discharge flip-flop , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Sung-Mo Kang,et al.  A low-swing clock double-edge triggered flip-flop , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[3]  Robert W. Brodersen,et al.  Analysis and design of low-energy flip-flops , 2001, ISLPED '01.

[4]  Jiajing Wang,et al.  Techniques to Extend Canary-Based Standby $V_{DD}$ Scaling for SRAMs to 45 nm and Beyond , 2008, IEEE Journal of Solid-State Circuits.

[5]  Samuel D. Naffziger,et al.  The implementation of the Itanium 2 microprocessor , 2002, IEEE J. Solid State Circuits.

[6]  Keith A. Bowman,et al.  Variation-tolerant circuits: circuit solutions and techniques , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[7]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[8]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[9]  Hiroshi Kawaguchi,et al.  A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.

[10]  Magdy A. Bayoumi,et al.  Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Rong Luo,et al.  High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[12]  Mototsugu Hamada,et al.  Conditional Data Mapping Flip-Flops for Low-Power and High-Performance Systems , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Jan M. Rabaey,et al.  Error-Tolerant SRAM Design for Ultra-Low Power Standby Operation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[14]  Vojin G. Oklobdzija.  Clocking in multi-GHz environment , 2002 .

[15]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[16]  J. Tschanz,et al.  Design optimizations of a high performance microprocessor using combinations of dual-V/sub T/ allocation and transistor sizing , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[17]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.

[18]  Magdy A. Bayoumi,et al.  Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[20]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[21]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[22]  Resve Saleh,et al.  Analysis and Design of Digital Integrated Circuits , 1983 .

[23]  F. Klass.  Semi-dynamic and dynamic flip-flops with embedded logic , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[24]  Hiroshi Kawaguchi,et al.  Low-power CMOS design through VTH control and low-swing circuits , 1997, ISLPED '97.

[25]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[26]  Young-Hyun Jun,et al.  Conditional-capture flip-flop for statistical power reduction , 2001, IEEE J. Solid State Circuits.