A statistical model for delay-fault testing
暂无分享,去创建一个
[1] P. R. Menon,et al. Fault simulation , 1986 .
[2] J. Stephen Pabst. Timing Accuracy and Yield Estimation , 1986, ITC.
[3] John J. Shedletsky,et al. An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.
[4] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[5] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Brown,et al. Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.
[7] James H. Shelly,et al. Statistical Techniques of Timing Verification , 1983, 20th Design Automation Conference Proceedings.
[8] Donald S. Cleverley. The Role of Testing in Achieving Zero Defects , 1983, ITC.
[9] Michael Keating. Fundamental Limits to Timing Accuracy , 1986, ITC.
[10] Charles E. Radke,et al. Statistical AC Test Coverage , 1986, ITC.
[11] Nandakumar Nityananda Tendolkar. Analysis of Timing Failures Due to Random AC Defects in VLSI Modules , 1985, DAC 1985.
[12] Robert B. Hitchcock,et al. Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..
[13] M. Ray Mercer,et al. Statistical delay fault coverage and defect level for delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[14] Robert A. Rasmussen,et al. Delay test generation , 1977, DAC '77.