Analysis of harmonic distortion in deep submicron CMOS

This paper presents a study of harmonic distortion measurement and modeling in an 0.14 um CMOS technology. Measurements and simulation of DC characteristics, as well as high-frequency harmonic distortion are presented. The new EKV3.0 compact MOSFET model is used to model DC and harmonic distortion characteristics.

[1]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[2]  Norman Scheinberg,et al.  A computer simulation model for simulating distortion in FETresistors , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  R. van Langevelde,et al.  Accurate drain conductance modeling for distortion analysis in MOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  David M. Binkley,et al.  Analysis of transconductances at all levels of inversion in deep submicron CMOS , 2002, 9th International Conference on Electronics, Circuits and Systems.

[5]  C. C. McAndrew,et al.  An improved MOSFET model for circuit simulation , 1998 .