AS PLL Transmitter With a Loop-Bandwidth Calibration System

We developed a AS PLL transmitter with a linear charge pump and a new loop-bandwidth calibration system that can calibrate loop bandwidth accurately in a very short time. The calibration system uses a double integration technique that integrates the transient signal at the voltage-controlled oscillator output during the response to a step wave input to the divider. In our ∇Σ PLL transmitter for GSM phones, the calibration system keeps the loop bandwidth within 2% and the calibration time is about 25 μs. To improve the GSM spectrum, we developed a charge pump that reduces a spike noise and the asymmetry of the charge and discharge characteristics. The phase error of modulation in the dE PLL transmitter with the charge pump and calibration system was kept within 2 degrees rms, and after calibration the 400-kHz offset noise level of the spectrum mask was -64 dBc.

[1]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  S. Colomines,et al.  A 18 mW triple 2 GHz CMOS PLL for 3G mobile systems with -113 dBc/Hz GSM in-band phase noise and dual-port GMSK modulation , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  D.J. Allstot,et al.  A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Chang-Hyeon Lee,et al.  A fully integrated GMSK modulator using BiCMOS /spl Sigma/-/spl Delta/ frequency synthesizer with automatic loop gain calibration , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[5]  B. Huff,et al.  A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[6]  B. Henshaw,et al.  A dual-band transceiver for GSM and DCS1800 applications , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[7]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[8]  C. G. Sodini,et al.  A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated /spl Sigma/-/spl Delta/ frequency synthesizer , 2002 .

[9]  M. Simon,et al.  A quad-band low power single chip direct conversion CMOS transceiver with /spl Sigma//spl Delta/-modulation loop for GSM , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  E. Hegazi,et al.  A 17 mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-/spl mu/m CMOS , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[11]  T. Endo,et al.  A 2.7 V GSM RF transceiver IC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[12]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[13]  Dan McMahill.  Automated Calibration of Modulated Frequency Synthesizers , 2001 .