High Gain LNA Design For WMAN Receiver & Optimization With Simulated Annealing Algorithm

This paper presents a 5.25 GHz high linearity high gain LNA design for a receiver architecture based on IEEE802.16a WMAN standard. The targeted frequency band is the unlicensed band UNII 5 GHz. In our design we consider the effect of induced gate noise in MOS devices. Also we optimize our design with a random search algorithm named simulated annealing and we compare the results. The amplifier achieves voltage gain of 27.1 and 28.5 dB, noise figure of 2.03 and 2.26 dB, the IIP3 of 13.1 and 14 dBm, and the reverse isolation is about -11.03 and -11.22 dB, the LNA dissipates 7.5, 6.0 mW using a 1.8 V supply voltage respectively. Optimized design is simulated with Hspice in 0.18 mum CMOS technology

[1]  Norman G. Einspruch,et al.  Vlsi Electronics: Microstructure Science , 1982 .

[2]  Rob A. Rutenbar,et al.  Simulated annealing algorithms: an overview , 1989, IEEE Circuits and Devices Magazine.

[3]  Sang-Gug Lee,et al.  Noise and gain optimization technique for RF-integrated CMOS low noise amplifier , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[4]  W. Foley,et al.  A differential 2.4 GHz switched-gain CMOS LNA for 802.11b and Bluetooth , 2002, Proceedings RAWCON 2002. 2002 IEEE Radio and Wireless Conference (Cat. No.02EX573).

[5]  C.A.T. Salama,et al.  A 1-V, 1.9-GHz CDMA, CMOS on SOI, low noise amplifier , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[6]  S. Mahdavi,et al.  Fully integrated 2.2-mW CMOS front end for a 900-MHz wireless receiver , 2002 .

[7]  Hung-Wei Chiu,et al.  A 2.17-dB NF 5-GHz-band monolithic CMOS LNA with 10-mW DC power consumption , 2005, IEEE Transactions on Microwave Theory and Techniques.

[8]  Todor Cooklev,et al.  Air Interface for Fixed Broadband Wireless Access Systems , 2004 .

[9]  R. Benton,et al.  GaAs MMICs for an integrated GPS front-end , 1992, GaAs IC Symposium Technical Digest 1992.

[10]  A. Ziel.  Noise in solid state devices and circuits , 1986 .

[11]  B. Schiffer,et al.  On-chip matched 5.2 and 5.8 GHz differential LNAs fabricated using 0.35 [micro sign]m CMOS technology , 1999 .

[12]  Ping K. Ko,et al.  Chapter 1 - Approaches to Scaling , 1989 .

[13]  A. Ziel.  Gate noise in field effect transistors at moderately high frequencies , 1963 .

[14]  H. Greenhouse,et al.  Design of Planar Rectangular Microelectronic Inductors , 1974 .

[15]  Chorng-Kuang Wang,et al.  A 5.8-GHz two-stage high-linearity low-voltage low noise amplifier in a 0.35-/spl mu/m CMOS technology [WLANs] , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[16]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[17]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.