论文信息 - A New Integrated System for PLA Testing and Verification

A New Integrated System for PLA Testing and Verification

PART is a system for PLA testing and verification, intended to be properly interfaced with other existing tools to generate a comprehensive design environment. To this purpose, it provides several facilities, among which the capability of generating fault population on the basis of layout information. PART aims at producing a very compact test set for all detectable crosspoint defects, using limited amounts of run time and storage. This is achieved by means of an efficient partitioning algorithm together with powerful heuristics. Test minimality is ensured by a simple procedure. In the present paper these are discussed, experimental results are given and a comparison with competing strategies is made.

[1] Daniel L. Ostapko,et al. Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's) , 1979, IEEE Transactions on Computers.

[2] Paul Lowy,et al. Design Automation and the Programmable Logic Array Macro , 1980, IBM J. Res. Dev..

[3] Leon I. Maissel,et al. An Introduction to Array Logic , 1975, IBM J. Res. Dev..

[4] Alberto Sangiovanni-Vincentelli,et al. Design aids for VLSI: The Berkeley perspective , 1981 .

[5] Edward J. McCluskey. Verification Testing , 1982, 19th Design Automation Conference.

[6] Eric Lindbloom,et al. A Heuristic Test-Pattern Generator for Programmable Logic Arrays , 1980, IBM J. Res. Dev..

[7] J. Paul Roth,et al. Computer Logic Testing And Verification , 1980 .

[8] James E. Smith. Detection of Faults in Programmable Logic Arrays , 1979, IEEE Transactions on Computers.

[9] Eugenio Morreale,et al. Recursive Operators for Prime Implicant and Irredundant Normal Form Determination , 1970, IEEE Transactions on Computers.

[10] Alberto Sangiovanni-Vincentelli,et al. Techniques for Programmable Logic Array Folding , 1982, DAC 1982.