A novel technique integrating buffer insertion into timing driven placement
暂无分享,去创建一个
Yici Cai | Qiang Zhou | Yibo Wang | Xianlong Hong | Lijuan Luo | Qiang Zhou | Yici Cai | Xianlong Hong | Lijuan Luo | Yibo Wang
[1] Youn-Long Lin,et al. A performance-driven standard-cell placer based on a modified force-directed algorithm , 2001, ISPD '01.
[2] Resve A. Saleh,et al. Incremental techniques for the identification of statically sensitizable critical paths , 1991, 28th ACM/IEEE Design Automation Conference.
[3] Jason Cong,et al. Buffer block planning for interconnect-driven floorplanning , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[4] Jiang Hu,et al. Path-Based Buffer Insertion , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Prashant Saxena,et al. Modeling repeaters explicitly within analytical placement , 2004, Proceedings. 41st Design Automation Conference, 2004..
[6] Noel Menezes,et al. Repeater scaling and its impact on CAD , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Cheng-Kok Koh,et al. Floorplan management: incremental placement for gate sizing and buffer insertion , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[8] Sachin S. Sapatnekar,et al. Net weighting to reduce repeater counts during placement , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[9] Charles J. Alpert,et al. Wire segmenting for improved buffer insertion , 1997, DAC.