Design of multigigabit multiplexer-loop-based decision feedback equalizers
暂无分享,去创建一个
[1] Keshab K. Parhi. Pipelining in algorithms with quantizer loops , 1991 .
[2] J.H. Winters,et al. Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..
[3] Keshab K. Parhi,et al. Pipelining of parallel multiplexer loops and decision feedback equalizers , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[4] Keshab K. Parhi. Low-energy CSMT carry generators and binary adders , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[5] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .