Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories

Error correction codes combined with built-in current sensors (BICS) have been proposed as an effective technique to detect and correct SEU errors in memories. As technology scales down, multiple bit upsets affecting the same word are becoming more common as cell density increases. In this work we propose a Cross-BICS monitoring architecture to enhance SEU detection and correction in SRAM memories. The proposed architecture uses two types of BICS: one monitors the same-row cells (through power lines), while the other monitors the same–column cells (through bit lines).

[1]  Jeffrey T. Draper,et al.  Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Christos A. Papachristou,et al.  Radiation induced single-word multiple-bit upsets correction in SRAM , 2005, 11th IEEE International On-Line Testing Symposium.

[3]  K. Johansson,et al.  Neutron induced single-word multiple-bit upset in SRAM , 1999 .

[4]  Christos A. Papachristou,et al.  An efficient BICS design for SEUs detection and correction in semiconductor memories , 2005, Design, Automation and Test in Europe.

[5]  Changhong Dai,et al.  Circuit-level modeling of soft errors in integrated circuits , 2005, IEEE Transactions on Device and Materials Reliability.

[6]  B. Granbom,et al.  Soft error rate increase for new generations of SRAMs , 2003 .

[7]  Dhiraj K. Pradhan,et al.  Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[8]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  Philippe Roche,et al.  Factors that impact the critical charge of memory elements , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[10]  Guillaume Hubert,et al.  A review of DASIE code family: contribution to SEU/MBU understanding , 2005, 11th IEEE International On-Line Testing Symposium.

[11]  T. May,et al.  A New Physical Mechanism for Soft Errors in Dynamic Memories , 1978, 16th International Reliability Physics Symposium.

[12]  M. Calvet,et al.  Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections , 2001 .

[13]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating Fault Coverage of Bulk Built-in Current Sensor for Soft Errors in Combinational and Sequential Logic , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.