Fast Digital Calibration of Static Phase Offset in Charge-Pump Phase-Locked Loops

Mismatches within the charge pump (CP) deteriorate the spectral perfor- mance of the CP-PLL output signal resulting in a static phase offset. Classical analog approaches to reducing this offset consume large silicon area and increase gate leak- age mismatch. For ultra-deep-submicron (UDSM) technologies where gate leakage in- creases dramatically, reduction of static phase offset through digital calibration becomes more favorable. This paper presents a novel technique which digitally calibrates static phase offset down to < 10 ps for a PLL operating at 4.8 GHz, designed using a 1V 90nm CMOS process. Calibration is completed in only 2 steps, making the proposed technique suitable for systems requiring frequent switching such as frequency hopping systems commonly used in today’s wireless communication systems.

[1]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[2]  Un-Ku Moon,et al.  A CMOS self-calibrating frequency synthesizer , 2000, IEEE Journal of Solid-State Circuits.

[3]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[4]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[5]  Mohammed Ismail,et al.  Digital self-aware charge pump calibration technique for frequency synthesizers , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[6]  Kang-Yoon Lee,et al.  A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[8]  Behzad Razavi,et al.  Challenges in the design of frequency synthesizers for wireless applications , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[9]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  M. Keaveney,et al.  A 10/spl mu/s fast switching PLL synthesizer for a GSM/EDGE base-station , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[12]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[13]  Woogeun Rhee,et al.  All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .