Moore and Mealy Negative Edge detector A VHDL Example for Finite State Machine

In modern societies we are more dependent on computerized tools, they help us to cope with recent modern lives. The automatic machines perform a variety of operations by adapting the changes in the physical environment. Here in this two varieties FSM, Moore and Mealy, are mentioned. Moore and Mealy machine state diagram are designed and implemented by using a negative edge detector circuit. The designed state machines are implemented in VHDL. For both state machines comparison is also made.

[1]  Torsten Lehmann,et al.  A simple digital architecture for a harmonic-cancelling sine-wave synthesizer , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Steven B. Smith,et al.  Digital Signal Processing: A Practical Guide for Engineers and Scientists , 2002 .

[3]  Wolfgang Henseler,et al.  Digital Design , 2003 .

[4]  Abdulhamit Subasi,et al.  An event driven surveillance system , 2016, 2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA).

[5]  Saeed Mian Qaisar,et al.  Adaptive rate filtering a computationally efficient signal processing approach , 2014, Signal Process..

[6]  Saeed Mian Qaisar,et al.  An efficient signal acquisition with an adaptive rate A/D conversion , 2013, 2013 IEEE International Conference on Circuits and Systems (ICCAS).

[7]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[8]  S. M. Qaisar,et al.  A VHDL based Moore and Mealy FSM example for education , 2017, 2017 IEEE 2nd International Conference on Signal and Image Processing (ICSIP).

[9]  E. Swartzlander,et al.  Adder Designs and Analyses for Quantum-Dot Cellular Automata , 2007, IEEE Transactions on Nanotechnology.

[10]  John G. Proakis,et al.  Digital Signal Processing Using MATLAB: A Problem Solving Companion , 2016 .

[11]  Fernando Santos Osório,et al.  Adaptive finite state machine based visual autonomous navigation system , 2014, Eng. Appl. Artif. Intell..

[12]  Egon Börger,et al.  Abstract State Machines. A Method for High-Level System Design and Analysis , 2003 .

[13]  C. Lee Giles,et al.  Training Second-Order Recurrent Neural Networks using Hints , 1992, ML.

[14]  Yu Ting Chen,et al.  Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis , 2014, 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing.

[15]  Aiman H. El-Maleh,et al.  Majority-based evolution state assignment algorithm for area and power optimisation of sequential circuits , 2016, IET Comput. Digit. Tech..

[16]  Pong P. Chu.  FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version , 2008 .

[17]  Ankit Chaudhary,et al.  Intelligent Approaches to interact with Machines using Hand Gesture Recognition in Natural way: A Survey , 2011, ArXiv.

[18]  Margus Veanes,et al.  Generating finite state machines from abstract state machines , 2002, ISSTA '02.

[19]  V. Nagarajan,et al.  Design and Implementation of Low Power High-Efficient Transceiver for Body Channel Communications , 2019, Journal of Medical Systems.

[20]  Jacob A. Abraham,et al.  A low-cost concurrent error detection technique for processor control logic , 2008, 2008 Design, Automation and Test in Europe.

[21]  Jan Van der Spiegel,et al.  A focal plane visual motion measurement sensor , 1997 .