Low frequency drain current flicker noise model for pocket implanted nano scale n-MOSFET

This paper presents an analytical drain current flicker noise model for pocket implanted nano scale n-MOSFET. The model is developed by using two linear pocket profiles at the source and drain edges. Thus the channel is divided into three regions at source, drain and central part of the channel region. Then the number of channel charges are found for these three regions and are incorporated it in the unified flicker noise model developed by Hung et al. for the conventional metal oxide semiconductor field effect transistor. The simulation results show that the derived drain current flicker noise model has a simple compact form.

[1]  K. Y. Lim,et al.  Modelling of threshold voltage with non-uniform substrate doping [MOSFET] , 1998, ICSE'98. 1998 IEEE International Conference on Semiconductor Electronics. Proceedings (Cat. No.98EX187).

[2]  T. Ohguro,et al.  0.12 /spl mu/m raised gate/source/drain epitaxial channel NMOS technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  H. Onodera,et al.  An anomalous increase of threshold voltages with shortening the channel lengths for deeply boron-implanted N-channel MOSFET's , 1981, IEEE Transactions on Electron Devices.

[4]  C. Mazure,et al.  Submicron short channel effects due to gate reoxidation induced lateral interstitial diffusion , 1987, 1987 International Electron Devices Meeting.

[5]  Tatsuya Ohguro,et al.  An epitaxial channel MOSFET for improving flicker noise under low supply voltage , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[6]  H. Shichijo,et al.  Transistor design issues in integrating analog functions with high performance digital CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[7]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[8]  Q. Li,et al.  Linearity analysis and design optimisation for 0.18 /spl mu/m CMOS RF mixer , 2002 .

[9]  Chenming Hu,et al.  Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[10]  Bin Yu,et al.  Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's , 1997 .

[11]  Q. Khosru,et al.  Linear pocket profile based threshold voltage model for Sub-100 nm n-MOSFET incorporating substrate and drain bias effects , 2008, 2008 International Conference on Electrical and Computer Engineering.

[12]  Jyh-Chyurn Guo,et al.  Pocket implantation effect on drain current flicker noise in analog nMOSFET devices , 2004 .

[13]  H.V. Deshpande,et al.  Analog device design for low power mixed mode applications in deep submicron CMOS technology , 2001, IEEE Electron Device Letters.

[14]  Yon-Sup Pang,et al.  Models for subthreshold and above-threshold currents in 0.1-/spl mu/m pocket n-MOSFETs for low-voltage applications , 2002 .

[15]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[16]  Bin Yu,et al.  50 nm gate-length CMOS transistor with super-halo: design, process, and reliability , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).