Optimized Memory-Disk Integrated System with DRAM and Nonvolatile Memory

New nonvolatile memory devices can overcome the high-energy consumption, volatility, and density scaling limit of dynamic RAM (DRAM). With these advantages, next-generation nonvolatile memory devices can use both working memory and persistent storage simultaneously. In this study, we horizontally arrange DRAM, phase change memory (PCM), and flash memories as a single compound layer of working and storage space for a memory-disk integrated system (MDIS). The MDIS architecture consists of a static data buffer, DRAM/PCM/Flash hybrid array, and its associated MDIS management module. The static data buffer is placed between the last-level cache and DRAM/PCM/Flash hybrid array to reduce the performance gap. In the DRAM/PCM/Flash hybrid array, DRAM space and a portion of PCM space are used for dynamic data, and the remaining portion of PCM space and flash memory are used for static data including program text and data segments. Based on our simulation results, dynamic access latency of a dynamic area with 128 MB DRAM of space is faster than the MDIS with a PCM-only array model by approximately 5.5 times. Furthermore, the results show that the total execution time of our proposed model with 128-MB DRAM space improves speed by 4.3 times compared to conventional memory-storage system, respectively.

[1]  A. L. Narasimha Reddy,et al.  SCMFS: A file system for Storage Class Memory , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).

[2]  Parijat Dube,et al.  Architectural design for next generation heterogeneous memory systems , 2010, 2010 IEEE International Memory Workshop.

[3]  Paolo Faraboschi,et al.  Operating System Support for NVM+DRAM Hybrid Main Memory , 2009, HotOS.

[4]  M.H. Kryder,et al.  After Hard Drives—What Comes Next? , 2009, IEEE Transactions on Magnetics.

[5]  Lizy Kurian John,et al.  Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite , 2007, ISCA '07.

[6]  Hyung Gyu Lee,et al.  A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems , 2008, EMSOFT '08.

[7]  A. L. Narasimha Reddy,et al.  Data organization in a hybrid storage system , 2012, 2012 International Conference on Computing, Networking and Communications (ICNC).

[8]  Shin-Dug Kim,et al.  An integrated memory-disk system with buffering adapter and non-volatile memory , 2013, Des. Autom. Embed. Syst..

[9]  Charles C. Weems,et al.  A New Memory-Disk Integrated System with HW Optimizer , 2015, ACM Trans. Archit. Code Optim..

[10]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[11]  Shin-Dug Kim,et al.  Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory , 2015, Comput. J..

[12]  Vijayalakshmi Srinivasan,et al.  Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[13]  Ren-Shuo Liu,et al.  NVM duet: unified working memory and persistent store architecture , 2014, ASPLOS.

[14]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[15]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[16]  Philip Ball.  High-density memory: A switch in time , 2007, Nature.

[17]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[18]  Richard Veras,et al.  RAIDR: Retention-aware intelligent DRAM refresh , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[19]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[20]  Shin-Dug Kim,et al.  Fast bootstrapping method for the memory-disk integrated memory system , 2015, 2015 IEEE/ACIS 14th International Conference on Computer and Information Science (ICIS).

[21]  John L. Henning.  SPEC CPU2006 benchmark descriptions , 2006, CARN.

[22]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[23]  Youtao Zhang,et al.  Throughput Enhancement for Phase Change Memories , 2014, IEEE Transactions on Computers.

[24]  Scott Hahn,et al.  A protected block device for Persistent Memory , 2014, 2014 30th Symposium on Mass Storage Systems and Technologies (MSST).

[25]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[26]  Xiaoxia Wu,et al.  Hybrid cache architecture with disparate memory technologies , 2009, ISCA '09.

[27]  Yiran Chen,et al.  A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[28]  Sanjay Kumar,et al.  System software for persistent memory , 2014, EuroSys '14.

[29]  Rami G. Melhem,et al.  Using PCM in Next-generation Embedded Space Applications , 2010, 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium.