High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters

We report on the first demonstration of a high frame rate smart pixel imaging system which uses an ADC for in each pixel in an 8x8 integrated detector array. The smart pixel architecture of this system enables frame rates up to 100 kfps operating in continuous imaging mode.

[1]  Sungyong Jung,et al.  3D stacked Si CMOS VLSI smart pixels using through-Si optoelectronic interconnections , 1998, 1998 IEEE/LEOS Summer Topical Meeting. Digest. Broadband Optical Networks and Technologies: An Emerging Reality. Optical MEMS. Smart Pixels. Organic Optics and Optoelectronics (Cat. No.98TH8369).

[2]  April S. Brown,et al.  SIMPil: an OE integrated SIMD architecture for focal plane processing applications , 1996, Proceedings of Massively Parallel Processing Using Optical Interconnections.

[3]  Martin A. Brooke,et al.  Application of massively parallel processors to real time processing of high speed images , 1997, Proceedings of the Fourth International Conference on Massively Parallel Processing Using Optical Interconnections.

[4]  George J. Yates,et al.  Processing of multiport CCD video signals at very high frame rates , 1995, Optics & Photonics.