Study of Matching Properties of Graded-Channel SOI MOSFETs

In this paper an overall analysis on the matching properties of Graded-Channel (GC) SOI MOSFETs in comparison to conventional SOI transistors is performed. Experimental results show that GC devices present poorer matching behavior in comparison to conventional SOI counterpart for equal mask channel length, whereas for same effective channel length, almost the same matching behavior. The analytical model for the drain current of GC devices is used to investigate the reasons for this matching worsening. Two-dimensional numerical simulations are used to validate the modelbased analysis both in linear and saturation regions.

[1]  Denis Flandre,et al.  Analog performance and application of graded-channel fully depleted SOI MOSFETs , 2000 .

[2]  Denis Flandre,et al.  Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETS , 2006, Microelectron. J..

[3]  W. Sansen,et al.  A Simple and Accurate Deep Submicron Mismatch Model , 2000, 30th European Solid-State Device Research Conference.

[4]  D. Flandre,et al.  Advantages of the graded-channel SOI FD MOSFET for application as a quasi-linear resistor , 2005, IEEE Transactions on Electron Devices.

[5]  D. Flandre,et al.  A physically-based continuous analytical graded-channel SOI nMOSFET model for analog applications , 2002, Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611).

[6]  Denis Flandre,et al.  A physically-based C/sub /spl infin//-continuous fully-depleted SOI MOSFET model for analog applications , 1996 .

[7]  T. Serrano-Gotarredona,et al.  MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[8]  Denis Flandre,et al.  A charge-based continuous model for submicron graded-channel nMOSFET for analog circuit simulation , 2005 .

[9]  Denis Flandre,et al.  Analog circuit design using graded-channel silicon-on-insulator nMOSFETs , 2002 .

[10]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[11]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[12]  Gerard Ghibaudo,et al.  A new model for the current factor mismatch in the MOS transistor , 2003 .

[13]  Denis Flandre,et al.  Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects , 2000 .

[14]  D. Flandre,et al.  Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors , 1991, IEEE Electron Device Letters.

[15]  E. G. Moreno,et al.  A physically based C/sub /spl infin//-continuous model for small-geometry MOSFET's , 1995 .

[16]  Willy Sansen,et al.  An easy-to-use mismatch model for the MOS transistor , 2002, IEEE J. Solid State Circuits.