Bit-serial multiplication in GF(2m) using irreducible all-one polynomials

Two architectures for carrying out bit-serial multiplication in the GF(2/sup m/) finite field are presented where the defining irreducible polynomial for the field is an all-one polynomial. The multipliers presented have low hardware requirements, regular structures and are therefore suitable for VLSI implementation.