论文信息 - A new lower power Viterbi decoder architecture with glitch reduction

A new lower power Viterbi decoder architecture with glitch reduction

This paper presents a new algorithm for a lower power Add-Compare-Select (ACS) architecture and glitch minimization for the Viterbi decoder which can reduce the complexity of the computation using HSPICE. Our experimental results show an average 7% reduction in power with the same latency at a cost of 3% increase in area compared with the ACS unit introduced by Tsui et al. (1999).

Hyun-Ju Park | J. A. Ryu | Sunbo Kim | Jae-Youl Cho | Y. H. Chang

[1] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2] Chong-Min Kyung,et al. MDSP-II: 16-bit DSP with mobile communication accelerator , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3] Sujit Dey,et al. Glitch analysis and reduction in register transfer level power optimization , 1996, DAC '96.

[4] Chi-Ying Tsui,et al. Using Transformation to Reduce Power Consumption of IS-95 CDMA Receiver , 1999 .

[5] A. N. Willson,et al. Low-power Viterbi decoder for CDMA mobile terminals , 1998 .