PD-XML: extensible markup language for processor description

This paper introduces PD-XML, a meta-language for describing instruction processors in general and with an emphasis on embedded processors, with the specific aim of enabling their rapid prototyping, evaluation and eventual design and implementation. PD-XML is not specific to any one architecture, compiler or simulation environment and hence provides greater flexibility than related machine description methodologies. We demonstrate how PD-XML can be interfaced to existing description methodologies and tool-flows. In particular we show how PD-XML specifications can be translated into appropriate machine descriptions for the parametric HPL-PD VLIW processor, and for the Flexible Instruction Processor (FIP) approach targeting reconfigurable implementations.

[1]  Scott A. Mahlke,et al.  Trimaran: An Infrastructure for Research in Instruction-Level Parallelism , 2004, LCPC.

[2]  B. Ramakrishna Rau,et al.  Embedded Computer Architecture and Automation , 2001, Computer.

[3]  B. Ramakrishna Rau,et al.  HMDES Version 2.0 Specification , 1996 .

[4]  Wayne Luk,et al.  Run-Time Adaptive Flexible Instruction Processors , 2002, FPL.

[5]  Lennart Lindh,et al.  VHDL For Designers , 1997 .

[6]  Microsystems Sun,et al.  Jini^ Architecture Specification Version 2.0 , 2003 .

[7]  Steve McKeever,et al.  Pebble: A Language for Parametrised and Reconfigurable Hardware Design , 1998, FPL.

[8]  Wonhee Sull,et al.  The Merit of XML as an Architecture Description Language Meta- Language , 1998 .

[9]  Wayne Luk,et al.  Flexible instruction processors , 2000, CASES '00.

[10]  Scott A. Mahlke,et al.  High-level synthesis of nonprogrammable hardware accelerators , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[11]  Samir Palnitkar,et al.  Verilog HDL , 2003 .

[12]  Clayton M. Christensen,et al.  The future of the microprocessor business , 2002 .

[13]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[14]  B. R. Rau,et al.  HPL-PD Architecture Specification:Version 1.1 , 2000 .

[15]  Scott A. Mahlke,et al.  PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators , 2002, J. VLSI Signal Process..

[16]  Jürgen Teich,et al.  Design space characterization for architecture/compiler co-exploration , 2001, CASES '01.