A new on-chip converter for submicrometer high-density DRAMs

The converter described is a feedback-type voltage regulator which supplies a reduced voltage to an entire RAM circuit. A novel timing activation method was introduced to save power. The converter has been implemented on an experimental 4-Mb dynamic RAM. It was found that an even faster access time and higher reliability compared to a conventional design could be achieved by using an on-chip voltage converter and shorter channel transistors. This voltage converter is suitable for high-density, high-speed, and high-reliability DRAMs with submicrometer transistors.

[1]  J. Yamada,et al.  Submicron VLSI memory circuits , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Masahide Takada,et al.  A 4-Mbit DRAM with half-internal-voltage bit-line precharge , 1986 .

[4]  T. Furuyama,et al.  An experimental 4Mb CMOS DRAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.