Ultra-thin chips and related applications, a new paradigm in silicon technology

Ultra-thin chip technology has potential to provide solutions for overcoming bottlenecks in silicon technology and for leading to new applications. This, however, requires new techniques in fabricating very thin wafers or chips, in applying them to device integration processes and in assembly and packaging. Therefore, ultra-thin chips and the related applications represent a new paradigm in silicon technology. The paper highlights the prominent applications of ultra-thin chips, alerts to the related technological issues and compares the candidate enabling technologies.

[1]  K.E. Petersen,et al.  Silicon as a mechanical material , 1982, Proceedings of the IEEE.

[2]  Karlheinz Bock,et al.  Polymer Electronics Systems - Polytronics , 2005, Proceedings of the IEEE.

[3]  C. Landesberger,et al.  New dicing and thinning concept improves mechanical reliability of ultra thin silicon , 2001, Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (IEEE Cat. No.01TH8562).

[4]  W. Appel,et al.  A New Fabrication and Assembly Process for Ultrathin Chips , 2009, IEEE Transactions on Electron Devices.

[5]  X. Gu,et al.  A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  Sung Kyu Park,et al.  Polymeric Substrate Spin-Cast diF-TESADT OTFT Circuits , 2008, IEEE Electron Device Letters.

[7]  Payman Zarkesh-Ha,et al.  Global interconnect design in a three-dimensional system-on-a-chip , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Ronald Dekker,et al.  Substrate transfer for RF technologies , 2003 .

[9]  H. Klauk,et al.  Fast organic thin-film transistor circuits , 1999, IEEE Electron Device Letters.

[10]  Gabor Karsai,et al.  Smart Dust: communicating with a cubic-millimeter computer , 2001 .

[11]  Ute Zschieschang,et al.  Low-voltage organic thin-film transistors with large transconductance , 2007 .

[12]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[13]  Y. Mishima,et al.  High-performance CMOS circuits fabricated by excimer-laser-annealed poly-Si TFTs on glass substrates , 2001, IEEE Electron Device Letters.

[14]  M. Koyanagi,et al.  Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.

[15]  Martin Zimmermann,et al.  Ultra-Thin Chips on Foil for Flexible Electronics , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Jin Jang,et al.  Dynamic characteristics of MICC polycrystalline thin film transistors , 2006 .

[17]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[18]  V.P. Ganesh,et al.  Overview and Emerging Challenges in Wafer Thinning Process for Handheld Applications , 2006, 2006 Thirty-First IEEE/CPMT International Electronics Manufacturing Technology Symposium.

[19]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[20]  U. Zschieschang,et al.  Flexible organic complementary circuits , 2005, IEEE Transactions on Electron Devices.

[21]  Payman Zarkesh-Ha,et al.  Interconnect opportunities for gigascale integration , 2002, IBM J. Res. Dev..

[22]  H. Reichl,et al.  Ultra thin chips for miniaturized products , 2001, First International IEEE Conference on Polymers and Adhesives in Microelectronics and Photonics. Incorporating POLY, PEP & Adhesives in Electronics. Proceedings (Cat. No.01TH8592).

[23]  P. Zarkesh-Ha,et al.  A global interconnect design window for a three-dimensional system-on-a-chip , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[24]  Sigurd Wagner,et al.  Complementary metal-oxide-semiconductor thin-film transistor circuits from a high-temperature polycrystalline silicon process on steel foil substrates , 2002 .

[25]  Steven Trimberger,et al.  Die Stacking Technology for Terabit Chip-to-Chip Communications , 2006, IEEE Custom Integrated Circuits Conference 2006.

[26]  Joachim N. Burghartz,et al.  CMOS Imager Technologies for Biomedical Applications , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[27]  C. Burwick,et al.  A Seamless Ultra-Thin Chip Fabrication and Assembly Process , 2006, 2006 International Electron Devices Meeting.

[28]  H. Klauk,et al.  Ultralow-power organic complementary circuits , 2007, Nature.