Automatic Partitioning And Dynamic Mixed-mode Simulation

This paper first describes a new program called isPLIT, which reads in a transistor netlist, automatically recognizes gate-level and user-defined components, substitutes higher-level models for them, and writes out a netlist suitable for a mixed-mode simulator. The paper also describes a dynamic mixed-mode simulator called iSPLICE3d. The dynamic simulator is able to switch between different models of a circuit during the course of the simulation when, it determines that a higher level model is not suficient for simulation accuracy. When used together, iSPLIT and the dynamic mixed-mode simulator can be a powerful framework for the simulation of mixed analog and digital circuits.

[1]  D.L. Beatty,et al.  Incremental switch-level analysis , 1988, IEEE Design & Test of Computers.

[2]  A. Richard Newton,et al.  Introduction to Mixed-Mode Simulation , 1990 .

[3]  Ibrahim N. Hajj,et al.  Automatic mixed-mode timing simulation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  B.-S. Song,et al.  A code-error calibrated two-step A/D converter , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.