An extension of the Gill and Gupta discrete phase-locked loop

A variation of Gill and Gupta's first- and second-order discrete phase-locked loops (DPLL) is presented here. The novelty is that the sampling intervals lock at half the signal's period, enabling us to obtain a greater bandwidth and an increase in the locking speed.

[1]  L.F. Rocha,et al.  Simulation of a discrete PLL with variable parameters , 1979, Proceedings of the IEEE.

[2]  Gurnam S. Gill,et al.  On Higher Order Discrete Phase-Locked Loops , 1972, IEEE Transactions on Aerospace and Electronic Systems.