A mathematical model of the trim command in NAND-flash SSDs
暂无分享,去创建一个
[1] Sang-Won Lee,et al. A survey of Flash Translation Layer , 2009, J. Syst. Archit..
[2] Brian M. Kurkoski,et al. An improved analytic expression for write amplification in NAND flash , 2011, 2012 International Conference on Computing, Networking and Communications (ICNC).
[3] Youngjae Kim,et al. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.
[4] Mendel Rosenblum,et al. The design and implementation of a log-structured file system , 1991, SOSP '91.
[5] C. Geiss,et al. An introduction to probability theory , 2008 .
[6] Paul H. Siegel,et al. Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[7] Evangelos Eleftheriou,et al. Write amplification analysis in flash-based solid state drives , 2009, SYSTOR '09.
[8] Trevor N. Mudge,et al. Integrating NAND flash devices onto servers , 2009, CACM.
[9] Marcus Marrow,et al. A closed-form expression for write amplification in NAND Flash , 2010, 2010 IEEE Globecom Workshops.
[10] Kenneth Kreutz-Delgado,et al. SSD Trim Commands Considerably Improve Overprovisioning , 2011 .